# Computer Systems and -architecture 

Project 2
1 Ba INF 2013-2014

Bart Meyers
bart.meyers@ua.ac.be

Don't hesitate to contact the teaching assistant of this course. You can reach him in room M.G.3.17 or by e-mail.

## Time Schedule

Projects are solved in pairs of two students. Projects build on each other, to converge into a unified whole at the end of the semester. During the semester, you will be evaluated three times. At these evaluation moments, you will present your solution of the past projects by giving a demo and answering some questions. You will immediately receive feedback, which you can use to improve your solution for the following evaluations.

For every project, you submit a small report of the project you made by filling in verslag.html completely. A report typically consists of 500 words and a number of drawings/screenshots. Put all your files in a tgz archive, as explained on the course's website, and submit your report to the exercises on Blackboard.

- Report deadline: November, 10 2013, 23u55
- Evaluation and feedback: November, 122013


## Project

Read sections C.3, C. 5 and C. 6 of Appendix C. You can only use the following Logisim libraries for this assignment: Base, Wiring, Gates, Input/Output.

1. Build a decoder for a 3-bit input.

- It has one 3 -bit wide input and eight 1 -bit wide outputs.
- Only use the Wiring library (inputs, outputs, wires and splitters) and AND-, OR-, and NOT-ports.

2. Build a multiplexer for eight 3-bit inputs.

- Create a new circuit in the logisim file you created your decoder. You can do this by choosing from the menu 'Project' - 'Add Circuit'. You can then choose which circuit you want to edit by double clicking it in the library menu on the left side. You can use a self made circuit as a building block in another circuit, in the same way as you use other blocks/gates in your circuit. The interface of your block is determined by the input and output ports you created in its circuit.
- Only use the Wiring library and AND-, OR-, and NOT-ports.
- What will be the size of your "select" input.
- Use your decoder of the previous exercise.
- In order to assess the performance of your multiplexer, find its latency by calculating the maximal path. This is the total number of gates (do not count NOT-gates, their latency time can be ignored) that are maximally passed.

3. Build a 1-bit full adder (with carry in and carry out).
(a) Determine the inputs and outputs of a 1-bit full adder and build a truth table.
(b) Convert the truth table to Boolean algebra, and optimize the Boolean expression.
(c) Implement the Boolean expression as a circuit called "1-Bit Adder" in Logisim.
4. Build a circuit of a 16-bit two's complement adder.
(a) Use 1-bit adders to create an 16-bit adder, that adds two 16 -bit wide inputs.
(b) Think about a way how overflow can be determined from carry outs. Overflow happens for example in these cases: $32767+1=-32768$ or $-32768+(-1)=32767$. Build a circuit of a 16-bit two's complement adder that has an output bit denoting overflow.
5. Build a circuit of a 16-bit two's complement carry lookahead adder using 4 4-bit adder blocks.
(a) What are the "super propagates" and the "super generates", C1, C2 and C3 values for the addition of numbers 0011110010110011 and 0001011111000100 (see Appendix C page C-44)? Calculate the carry out of the most significant bit (i.e. $\mathrm{c}_{16}$ ).
(b) Build a circuit for a 4-bit adder block. This block has input carryIn, $a_{0}, a_{1}, a_{2}, a_{3}$, $\mathrm{b}_{0}, \mathrm{~b}_{1}, \mathrm{~b}_{2}, \mathrm{~b}_{3}$ and outputs $\mathrm{s}_{0}, \mathrm{~s}_{1}, \mathrm{~s}_{2}, \mathrm{~s}_{3}, \mathrm{P}_{0}, \mathrm{G}_{0}$. Note that there is no output for carryOut, as a carry lookahead adder doesn't use $\mathrm{c}_{i-1}$.
(c) Build a circuit of the 16-bit two's complement carry lookahead adder by creating a "carry lookahead unit" that uses 4 of your own 4 -bit adder blocks.
(d) On this 16-bit adder circuit, create an extra output bit, denoting overflow.
(e) To compare the carry lookahead 16-bit adder and the ripple carry 16-bit adders, count the latency of both blocks.
6. To prepare for the next lab session, read sections C. 5 and C. 6 of Appendix C.
