


Computer Architecture


Brent van Bladel


Stephen Pauwels


```
sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
addi $s3, $s3, 1
...
```





```
sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
addi $s3, $s3, 1
...
```












```
sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
addi $s3, $s3, 1
...
```



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000			000				0000			zero ¹	zero rd	\$rd := 0
001			rd			rs			000				0001			not ¹	not rd rs	\$rd := !\$rs
001			rd			rs			000				1010			inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs			000				1011			sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs			000				1100			srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs			000				1101			sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs			000				1110			sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs			000				1111			cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt				0010			and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt				0011			or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt				0100			add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt				0101			sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt				0110			lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt				0111			gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt				1000			eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt				1001			neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs			imm (signed)					0		lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs			imm (signed)					1		sw	sw rd rs imm	MEM[\$rs+imm] := \$rd



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000				000						zero ¹	zero rd	\$rd := 0
001			rd			rs				000						not ¹	not rd rs	\$rd := !\$rs
001			rd			rs				000						inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs				000						sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs				000						srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs				000						sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs				000						sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs				000						cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt							and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt							or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt							add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt							sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt							lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt							gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt							eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt							neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs				imm (signed)					0	lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs				imm (signed)					1	sw	sw rd rs imm	MEM[\$rs+imm] := \$rd

Register Instructions



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000			000				0000			zero ¹	zero rd	\$rd := 0
001			rd			rs			000				0001			not ¹	not rd rs	\$rd := !\$rs
001			rd			rs			000				1010			inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs			000				1011			sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs			000				1100			srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs			000				1101			sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs			000				1110			sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs			000				1111			cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt				0010			and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt				0011			or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt				0100			add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt				0101			sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt				0110			lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt				0111			gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt				1000			eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt				1001			neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs			imm (signed)				0			lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs			imm (signed)				1			sw	sw rd rs imm	MEM[\$rs+imm] := \$rd

Binary Operations



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000			000			0000			zero ¹	zero rd	\$rd := 0	
001			rd			rs			000			0001			not ¹	not rd rs	\$rd := !\$rs	
001			rd			rs			000			1010			inv ¹	inv rd rs	\$rd := -\$rs	
001			rd			rs			000			1011			sll ¹	sll rd rs	\$rd := \$rs << 2	
001			rd			rs			000			1100			srl ¹	srl rd rs	\$rd := \$rs >> 2	
001			rd			rs			000			1101			sla ¹	sla rd rs	\$rd := \$rs * 2	
001			rd			rs			000			1110			sra ^{1,2}	sra rd rs	\$rd := \$rs / 2	
001			rd			rs			000			1111			cp ¹	cp rd rs	\$rd := \$rs	
010			rd			rs			rt			0010			and ¹	and rd rs rt	\$rd := \$rs & \$rt	
010			rd			rs			rt			0011			or ¹	or rd rs rt	\$rd := \$rs \$rt	
010			rd			rs			rt			0100			add ¹	add rd rs rt	\$rd := \$rs + \$rt	
010			rd			rs			rt			0101			sub ¹	sub rd rs rt	\$rd := \$rs - \$rt	
010			rd			rs			rt			0110			lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0	
010			rd			rs			rt			0111			gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0	
010			rd			rs			rt			1000			eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0	
010			rd			rs			rt			1001			neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0	
011			rd			rs			imm (signed)			0			lw	lw rd rs imm	\$rd := MEM[\$rs+imm]	
011			rd			rs			imm (signed)			1			sw	sw rd rs imm	MEM[\$rs+imm] := \$rd	

Unary Operations



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000			000				0000			zero ¹	zero rd	\$rd := 0
001			rd			rs			000				0001			not ¹	not rd rs	\$rd := !\$rs
001			rd			rs			000				1010			inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs			000				1011			sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs			000				1100			srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs			000				1101			sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs			000				1110			sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs			000				1111			cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt				0010			and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt				0011			or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt				0100			add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt				0101			sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt				0110			lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt				0111			gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt				1000			eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt				1001			neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs			imm (signed)				0			lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs			imm (signed)				1			sw	sw rd rs imm	MEM[\$rs+imm] := \$rd

Unary Operations



Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000				000						zero ¹	zero rd	\$rd := 0
001			rd			rs				000						not ¹	not rd rs	\$rd := !\$rs
001			rd			rs				000						inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs				000						sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs				000						srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs				000						sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs				000						sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs				000						cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt							and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt							or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt							add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt							sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt							lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt							gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt							eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt							neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs			imm (signed)					0		lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs			imm (signed)					1		sw	sw rd rs imm	MEM[\$rs+imm] := \$rd

Zero Instruction




Instruction Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	name	instruction	description
000			rd			000			000				0000			zero ¹	zero rd	\$rd := 0
001			rd			rs			000				0001			not ¹	not rd rs	\$rd := !\$rs
001			rd			rs			000				1010			inv ¹	inv rd rs	\$rd := -\$rs
001			rd			rs			000				1011			sll ¹	sll rd rs	\$rd := \$rs << 2
001			rd			rs			000				1100			srl ¹	srl rd rs	\$rd := \$rs >> 2
001			rd			rs			000				1101			sla ¹	sla rd rs	\$rd := \$rs * 2
001			rd			rs			000				1110			sra ^{1,2}	sra rd rs	\$rd := \$rs / 2
001			rd			rs			000				1111			cp ¹	cp rd rs	\$rd := \$rs
010			rd			rs			rt				0010			and ¹	and rd rs rt	\$rd := \$rs & \$rt
010			rd			rs			rt				0011			or ¹	or rd rs rt	\$rd := \$rs \$rt
010			rd			rs			rt				0100			add ¹	add rd rs rt	\$rd := \$rs + \$rt
010			rd			rs			rt				0101			sub ¹	sub rd rs rt	\$rd := \$rs - \$rt
010			rd			rs			rt				0110			lt ¹	lt rd rs rt	\$rd := \$rs < \$rt ? 1 : 0
010			rd			rs			rt				0111			gt ¹	gt rd rs rt	\$rd := \$rs > \$rt ? 1 : 0
010			rd			rs			rt				1000			eq ¹	eq rd rs rt	\$rd := \$rs = \$rt ? 1 : 0
010			rd			rs			rt				1001			neq ¹	neq rd rs rt	\$rd := \$rs != \$rt ? 1 : 0
011			rd			rs			imm (signed)				0			lw	lw rd rs imm	\$rd := MEM[\$rs+imm]
011			rd			rs			imm (signed)				1			sw	sw rd rs imm	MEM[\$rs+imm] := \$rd

Memory Instructions



```
sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
addi $s3, $s3, 1
...
```




```
sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
addi $s3, $s3, 1
...
```

