

ADD **\$R5, \$R7, \$R10**



ADDI



Σ

LW **\$R10, ->**



$\Sigma \Sigma$

ADD **\$R5, \$R7, \$R10**

$a += 1$

WORD ALIGNED ($\times 4$)


INSTRUCTION MEMORY (.text)



PC

UNSIGNED
INTEGER

$$PC \leftarrow PC + 4$$




32 bit
G.W R.S S.W
OP RD AL



111
+ 1

X000
MODULO

INSTRUCTION SET




SIGN EXTEND



SW \$R5, -2(\$S3)


-2 + 32 bit



DATA MEM
(1) BYTE ADDRESSED
ALIGNED

INSTRUCTION MEMORY

MULTIPLE OF 4



$$PC \leftarrow PC + 4 + 3 \times \underbrace{SLL 2}_{\text{INSTRUCTION LENGTH}}$$

$\approx SLL 2$

beq \$n1, \$n2, 3


ST4K7 "LABEL"

3


SIGN EXTEND
TO 32bit

3


INSTRUCTION MEMORY



DATA MEMORY




REGISTERS



res

BASE



$$\#t_3 \leftarrow \#t_1 + \#t_2$$

ADD $\#t_3, \#t_1, \#t_2$

LW  NEG #, OFFSET (BASE NEG #)
%
16bit
[- r_1^{15} ... $r_2^0 - 1]$ DATA mem
content
is
BASE ADDRESS

32 x 1024