

# Computer Architecture

Brent van Bladel

Stephen Pauwels

# Computer Architecture

- Weekly projects on the construction of a processor architecture. Projects build on each other.



# Computer Architecture

- Weekly projects on the construction of a processor architecture. Projects build on each other.
- Pairs of 2 students



# Computer Architecture

- Weekly projects on the construction of a processor architecture. Projects build on each other.
- Pairs of 2 students
- Report via Blackboard



# Computer Architecture

- Weekly projects on the construction of a processor architecture. Projects build on each other.
- Pairs of 2 students
- Report via Blackboard
- Evaluation during the semester
  - Three times
  - Demo
  - Feedback



| Week | Date   | Time                           | Type             | Room                                       | Computer Systems  | Computer Architecture                                    |
|------|--|--------------------------------|------------------|--|---|--|
| 1    | Tuesday 22 September 2020<br>Wednesday 23 September 2020 | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) | <a href="#">Practical Information</a><br><a href="#">Introduction to UNIX</a> |  |
| 1    | Friday 25 September 2020                                 | 8:30 - 12:45                   | Theory           | M.G.010                                    | Course Introduction + Practical Information                                   | From Analog to Digital<br>Logic Design, Logic Gates, ALU |
| 2    | Tuesday 29 September 2020<br>Wednesday 30 September 2020 | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) |   | <a href="#">Gates and Wires</a>                          |
| 2    | Friday 2 October 2020                                    | 8:30 - 12:45                   | Theory           | M.G.010                                    | Computer Abstraction  | ALU, Adders  |
| 3    | Tuesday 6 October 2020<br>Wednesday 7 October 2020       | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) |   | <a href="#">Adders</a>                                   |
| 3    | Friday 9 October 2020                                    | 8:30 - 12:45                   | Theory           | M.G.010                                    | Computer Abstraction<br>Computer Abstraction: Performance                     |  |
| 4    | Tuesday 13 October 2020<br>Wednesday 14 October 2020     | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) | <a href="#">Regular expressions</a>   |  |
| 4    | Friday 16 October 2020                                   | 8:30 - 12:45                   | Theory           | M.G.010                                    | Data Representation (integers, fixed point)                                   |  |
| 5    | Tuesday 20 October 2020<br>Wednesday 21 October 2020     | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) |   | <a href="#">ALU</a>                                      |
| 5    | Friday 23 October 2020                                   | 8:30 - 12:45                   | Theory           | M.G.010                                    | Data Representation (floating point, ASCII/EI)                                |  |
| 6    | Tuesday 27 October 2020<br>Wednesday 28 October 2020     | 10:45 - 12:45<br>16:00 - 18:00 | Lab session      | M.G.025 (Group C+D)<br>M.G.025 (Group A+B) | <a href="#">UNIX Scripting</a>  |  |
| 6    | Friday 30 October 2020                                   | 8:30 - 12:45                   | Theory           | M.G.010                                    |   | Memory<br>Finite State Machine                           |
| 6    | Sunday 1 November 2020                                   | 23:55                          | Project deadline | <a href="#">Blackboard</a>                 |   | Project 1 - 3: Gates and Wires, Adders, ALU              |



# Computer Architecture: Gates and Wires

Brent van Bladel

Stephen Pauwels


# Gates and Wires

- Introduction to CA from Boolean Theory (ex. 1, 2, 4)
- Introduction to Logisim (ex. 3, 4, 5)






# Logisim




# Logisim




3 different modes:

- Test Circuit
- Edit Circuit
- Edit Text

# Logisim




# Logisim





- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base



**Pin**

|               |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |






- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base

| Pin           |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |




Normal connection: 0 or 1






- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base

| Pin           |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |




Broken connection





- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base


| Pin           |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |



Error connection








- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base

| Pin           |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |




Incompatible width





- Untitled\*
- main
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base


| Pin           |           |
|---------------|-----------|
| Facing        | East      |
| Output?       | No        |
| Data Bits     | 1         |
| Three-state?  | Yes       |
| Pull Behavior | Unchanged |
| Label         |           |



Normal connection: 2 bit



# Logisim




# Logisim

Logisim: test of Untitled

The screenshot displays the Logisim software interface. At the top, the title bar reads "Logisim: test of Untitled". Below the title bar is a toolbar with icons for file operations, simulation, and editing. On the left side, there is a component palette with a tree view showing a project structure: "Untitled" (selected), "main", "test", "Wiring", "Gates", "Plexers", "Arithmetic", "Memory", "Input/Output", and "Base". A red box highlights the "Add custom circuits to library" button (represented by a plus sign) in the palette's toolbar. A blue callout box with the text "Add custom circuits to library" points to this button. The main workspace is a grid where a circuit diagram is shown: two circular input pins, each containing the number "0", are connected by a horizontal green wire.

# Logisim




# Logisim

Logisim: test of Untitled

Change circuit appearance

The screenshot displays the Logisim software interface. At the top, the title bar reads "Logisim: test of Untitled". Below the title bar is a toolbar with various icons. A red box highlights the 'Appearance' icon, which is a document with a green border. A callout box with a blue border and rounded corners contains the text "Change circuit appearance" and has a line pointing to the highlighted icon. On the left side, there is a project tree with the following items: "Untitled\*", "main", "test", "Wiring", "Gates", "Plexers", "Arithmetic", "Memory", "Input/Output", and "Base". The main workspace is a grid with a simple circuit diagram consisting of two circular components, each containing the number "0", connected by a horizontal green wire.

# Logisim




On this page you will find information about the course "Computersystemen en -architectuur" ([1001WETCAR](#)) for the first semester of the 2018-2019 academic year at the University of Antwerp.

**This page is under construction! You will still find some of last year's material (such as assignments).**

This page is written in English for the benefit of foreign Erasmus students. Note that the course is taught in Dutch however!

This course consists of two interwoven parts:



For which parts of the book correspond to the lectures, have a look at the [overview of what to study for the exam](#).

## Exams

### First Session

Your total score for this course is calculated as follows:

- During the semester: permanent evaluation counts for 55% of the course grade.
    - Permanent evaluation: [Assignments Computer Systems](#)
    - Permanent evaluation: [Projects Computer Architecture](#)
- Assignments and Projects are handed in via [Blackboard](#). Projects are evaluated during an oral defense.
- Examination period: the [Theory exam](#) counts for 25% of the course grade.  
The course material covered by the theory exam is described in this [overview of what to study for the exam](#).
  - Examination period: the practical exam together with its oral defense counts for 20% of the course grade.
    - Examination period: Practical exam (in computer lab: preparation of the design of a datapath as well as translating a high-level program to that architecture)
    - Examination period: Defense of practical exam with questions to test Computer Systems background
  - To pass the course, you need to attend or submit *every part* that will be graded (if not, your grade will be "AFW" - absent). Additionally, you need to get an overall score of at least 50%, *and* a score of at least 40% on the theory exam, *and* a score of at least 40% on the practical exam, *and* a score of at least 40% on the year projects (architecture and systems combined). If not, your grade will be  $\min(7, \text{your\_score})$ . *your\\_score* is the score you would get when applying the weights given above.

### Second Session

- The weights of the different parts of the course remain the same as during the January session:
  - 25% theory-exam
  - 20% practical-exam