
The Processor


Designing the **datapath**



Program Execution (performance)

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture (Instruction Set Architecture – ISA)
 - Determine number of machine instructions executed per operation (clock Cycles Per Instruction – CPI)
 - Processor and memory system
 - Determine how fast instructions are executed (cycle time)
- I/O system (and OS)
 - Determines how fast I/O operations are executed

Program Execution



32 bit MIPS R3000 processor (115000 transistors) early 1990s

- We will examine two MIPS hardware implementations (aka "datatpath") with identical ISAs:
 - A simplified version
 - A more realistic pipelined version (Instruction-Level Parallellism)
- We will subsequently introduce "exception" handling and what this requires in the datapath
- Simple (but sufficient) subset, only essential instructions
 Different types of instructions (Instruction Set):
 - Memory access: lw, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j

Böhm – Jacopini theorem

The "structured program" theorem (from programming language theory):

Böhm, Corrado and Jacopini, Giuseppe (1966).

"Flow Diagrams, Turing Machines and Languages with only Two Formation Rules". Communications of the ACM 9(5):366-371. http://www.cs.unibo.it/~martini/PP/bohm-jac.pdf

A class of control flow graphs can compute any computable function (algorithm) if it combines subprograms in only three specific ways (*i.e.*, by means of only three control structures):

1) Executing one subprogram, and then another subprogram (sequence)

2) Executing one of two subprograms according to the value of a Boolean expression (selection)


3) Repeatedly executing a subprogram as long as a Boolean expression is true (iteration)


Note: assembly/machine code is not "structured" HLL (as it uses Go To).

Edsger Dijkstra (1968). "**Go To** Statement Considered Harmful". Communications of the ACM. 11 (3): 147–148. https://homepages.cwi.nl/~storm/teaching/reader/Dijkstra68.pdf

Frank Rubin (1987). ""GOTO Considered Harmful" Considered Harmful". Communications of the ACM. 30 (3): 195–196. http://www.ecn.purdue.edu/ParaMount/papers/rubin87goto.pdf

""GOTO Considered Harmful" Considered Harmful' Considered Harmful?" ...





Instruction Set Architecture (ISA)

Special Architectures:

- (Super) vector computers
- GPU (matrix operations)
- Special purpose (signal processing, ECU, ...)

Instruction Set Architecture (ISA)

Design Principles (HW/SW):

- 1. Regularity
- 2. Smaller is Faster
- 3. Make the Common Case Fast
- 4. Good Design demands Good Compromises

Instruction Set Architecture (ISA)

Different instruction types:

Memory access:lw, swArithmetic/logical:add, sub, and, or, sltControl transfer:beq, j

Different instruction instances:

add	\$s1,	\$s2,	\$s3
add	\$s1,	\$s1,	\$s2
add	\$s1,	\$s1,	\$s1

Different instruction (encoding) formats:


Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	rd shamt funct		Arithmetic instruction format
I-format	ор	rs	rt	addi	address/immediate		Transfer, branch, imm. format
J-format	ор		ta	arget addres	SS		Jump instruction format

Logic Design Basics (recap)


- Information encoded in **bi**nary digits
 - Low voltage = 0, High voltage = 1 (or reverse)
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
 - State (sequential) elements
 - Store/Hold/Retrieve information

Combinational Elements

- - Adder Y = A + B



Arithmetic/Logic Unit
Y = F(A, B)




Multiplexer Y = S ? I1 : I0

 $\begin{array}{c} I = \mathbf{S} : \mathbf{H} \\ I \xrightarrow{\mathbf{M}} \\ I \xrightarrow{\mathbf{M}} \\ I \xrightarrow{\mathbf{M}} \\ \mathbf{X} \end{array}$

Sequential Elements

Register: stores data in a memory circuit


- Uses a clock signal Clk to determine when to update the stored value Q with D
- (rising/falling) Edge-triggered: update data in memory when Clk changes (from 0 to 1/1 to 0)



Sequential Elements

Register with write control


- Only updates on clock edge only when write control input is 1
- Used when stored value is to be kept over multiple clock cycles




Clocking Methodology

Combinational logic transforms data **during** clock cycles

- Between clock edges
- Input from state elements,
 Output to state element
- Longest delay due to combinational logic (implementing ISA "instructions") determines minimum required clock period





```
1
            .data
2
3
    values: .word
                    10
                    12
4
            .word
5
    result: .word
                    9
6
7
            .text
8
    start:
9
   # ALU operations
10
                  $t1, 1
11
             li
                 $t2, 2
             li
12
             add $t3, $t1, $t2
13
14
15
   # memory operations
             la $t0, values
16
             lw $t1, 0($t0)
17
             lw $t2, 4($t0)
18
             add $t3, $t1, $t2
19
             la $t0, result
20
                  $t3, 0($t0)
21
             SW
22
23
   # control flow
             beq $t3, $t3, start
24
             addi $t3, $t3, 2
25
26
27
                  start
             1
```

Registers	Coproc 1	Coproc 0
Name	Number	Value
\$zero	(0×0000000
\$at]	
\$v0	2	2 0x0000000
\$vl	3	3 0x0000000
\$a0	4	1 0x0000000
\$al	c,	
\$a2	(6 0x0000000
\$a3		7 0×0000000
\$t0	8	3 0x0000000
\$t1	ç	0×0000000
\$t2	1(0×0000000
\$t3	11	0x0000000
\$t4	12	2 0×0000000
\$t5	13	3 0×0000000
\$t6	14	0×0000000
\$t7	15	5 0x0000000
\$s0	16	6 0x0000000
\$sl	17	0×0000000
\$s2	18	3 0x0000000
\$s3	19	
\$s4	20	0x0000000
\$s5	21	0x0000000
\$s6	22	2 0×0000000
\$s7	23	3 0×0000000
\$t8	24	0×0000000
\$t9	25	5 0x0000000
\$k0	26	6 0x0000000
\$k1	27	0×0000000
\$gp	28	3 0×10008000
\$sp	29	
\$fp	30	0x0000000
\$ra	31	
pc		0×00400000
hi		0×0000000
lo		0x0000000


Te	xt Segment					
Bkpt	Address	Code	Basic			Source
	0x00400000	0x24090001	addiu \$9,\$0,0x00000001	11:	li	\$tl, 1
	0x00400004	0x240a0002	addiu \$10,\$0,0x0000	12:	li	\$t2, 2
	0x00400008		add \$11,\$9,\$10	13:	add	\$t3, \$t1, \$t2
	0x0040000c		lui \$1,0x00001001	16:	la	\$t0, values
	0x00400010		ori \$8,\$1,0x00000000			
	0x00400014	0x8d090000	lw \$9,0x0000000(\$8)	17:	lw	\$tl, 0(\$t0)
	0x00400018	0x8d0a0004	lw \$10,0x00000004(\$8)	18:	lw	\$t2, 4(\$t0)
	0x0040001c		add \$11,\$9,\$10	19:	add	\$t3, \$t1, \$t2
	0x00400020	0x3c011001	lui \$1,0x00001001	20:	la	\$t0, result
	0x00400024	0x34280008	ori \$8,\$1,0x00000008			
	0x00400028	0xad0b0000	sw \$11,0x0000000(\$8)	21:	SW	\$t3, 0(\$t0)
	0x0040002c	0xll6bfff4	beq \$11,\$11,0xffffff4	24:	beq	\$t3, \$t3, start
	0x00400030	0x216b0002	addi \$11,\$11,0x0000	25:	addi	\$t3, \$t3, 2
	0x00400034	0x08100000	j 0x00400000	27:	j	start

Te	ext Sec	gment 🛞													
Bkpt		ress	Code		Basi	с. с			<u></u> 5	ource					
				addiu		x00000001	11:	li	\$t1,						
						0x0000		li	\$t2,						
		400008 0 x					13:			\$t1,	\$†2				
		40000c Ox		•			16:	la		value					
		400010 Ox					10.	10	φιω,	vatue	50				
		400010 0x 400014 0x			•		17:	lw	¢+1	0(\$t0	23				
							17:								
		400018 0 ×		•	-			lw		4(\$t0					
			012a5820	•			19:			\$tl,					
			3c011001	•			20:	la	\$t0,	resul	lt				
			34280008	· ·											
		400028 <mark>0</mark> x		•	-		21:	S₩	\$t3,	0(\$t0	3)				
	0x004	40002c 0x	116bfff4	beq \$1	1,\$11,0	xfffffff4	24:	beq	\$t3,	\$t3,	sta	rt			
	0x004	400030 O x	216b0002	addi \$	11,\$11,	0x0000	25:	addi	\$t3,	\$t3,	2				
	0x004	400034 0 x	08100000	j 0x00	400000		27:	i	star	٠t		🗂 Labels			
				-									abel) d d vo	
												L L	apei	Addre	iss 🔺 🔰
												L		Addre	'SS 🔺
													tst.asm		
												start values			0x00400000 0x10010000
	a Segme											start			0x00400000
Addr	ess	Value (+0)	Value (+4		ue (+8)	Value (+c)	Value (+10)	Value (+)		/alue (+:		start values result	tst.asm		0x00400000 0x10010000
Addr 0x100	ess 010000	Value (+0) 0x000000a	0x000000	90 c 0x	00000009	0x00000000	0x00000000	0x00000	0000	0x00000	0000	start values result 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100	ess 010000 010020	Value (+0) 0x0000000a 0x00000000	0x000000 0x000000	00c 0x 000 0x	00000009	0x00000000 0x00000000	0×00000000 0×00000000	0x00000 0x00000	9000 9000	0x00000	0000 0000	start values result 0x00000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100	ess 010000 010020 010040	Value (+0) 0x00000000 0x00000000 0x000000000	0x000000 0x000000 0x000000	000 0x0 000 0x0	00000009 00000000 00000000	0×00000000 0×00000000 0×00000000	0x00000000 0x00000000 0x00000000	0×00000 0×00000 0×00000	0000 0000 0000	0x00000 0x00000 0x00000	0000 0000 0000	start values result 0x0000000 0x00000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000	00c 0x 000 0x 000 0x 000 0x	00000009 00000000 00000000 00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0×00000 0×00000 0×00000 0×00000	0000 0000 0000	0x00000 0x00000 0x00000 0x00000	0000 0000 0000	start values result 0x0000000 0x0000000 0x00000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	000 0x0 000 0x0 000 0x0 000 0x0 000 0x0	00000009 00000000 00000000 00000000 000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000	0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 010080	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	00c 0x 000 0x	00000009 00000000 00000000 00000000 000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ress 010000 010020 010040 010060 010060 010080 010800000000	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	30c 0x 300 0x	00000009 00000000 00000000 00000000 000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 010080	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	00c 0x 000 0x	000000000 000000000 000000000 00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	00c 0xt 000 0xt	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000 0000	0x 00000 0x 00000 0x 00000 0x 00000 0x 00000 0x 00000 0x 00000 0x 00000	0000 0000 0000 0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 01080 00080 0000	Value (+0) 0x00000000 0x00000000 0x00000000 0x000000	0x000000 0x000000 0x000000 0x000000 0x000000	OOC Ox	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000		0000 0000 0000 0000 0000 0000 0000 0000 0000	0x 00000 0x 00000	0000 0000 0000 0000 0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 010100 010080 010080 010080 010080 010080 010080 010080 010080 01080 00	Value (+ 0) 0x 00000000 0x 00000000 0x 00000000 0x 00000000		OOC Ox OOO Ox	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000		0000 0000 0000 0000 0000 0000 0000 0000 0000	0x 00000 0x 00000	0000 0000 0000 0000 0000 0000 0000 0000 0000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 010080 010080 010080 010080 010080 010080 010080 010180	Value (+ 0) 0x 00000000 0x 00000000		OOC Ox	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000		0000 0000 0000 0000 0000 0000 0000 0000 0000	0x 00000 0x 00000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x1	ess 010000 010020 010040 010060 010080 010080 010080 010080 010080 010080 010080 010100 010140 010180 010180	Value (+ 0) 0x 00000000 0x 00000000		OOC OX	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000				0x 00000 0x 00000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000
Addr 0x100 0x1	ess 010000 010020 010040 010060 010080 010080 010080 010080 010080 010080 010080 010080 010180	Value (+ 0) 0x 00000000 0x 00000000		OOC Ox OOO Ox	00000000 00000000 00000000 00000000 0000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000			0x 00000 0x 00000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000


Instruction Execution

- $PC \rightarrow instruction$ memory, **fetch** instruction
- Register numbers \rightarrow register file, read registers
- Depending on instruction type (class)
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store


CPU Overview



Multiplexers



Control




Building a Datapath


- Datapath =
 - CPU hardware architecture that processes instructions and data
 - registers, ALUs, multiplexers, memories
- We will build a simplified MIPS datapath incrementally, refining the overview design

Instruction Fetch


WORD ANGNED (x 4)



Program Counter (PC) is unsigned




Instruction Fetch



R-Format Instructions

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
l-format	ор	rs	rt	addr	ress/immed	diate	Transfer, branch, imm. format
J-format	ор		ta	arget addres	SS		Jump instruction format

- Read two register operands
- Perform arithmetic/logical operation
- Write register result




a. Registers

b. ALU


Load/Store Instructions

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	rd shamt funct		Arithmetic instruction format
I-format	ор	rs	rt	addı	address/immediate		Transfer, branch, imm. format
J-format	ор		ta	rget addres	SS		Jump instruction format

- Read register operands
- Calculate address using 16-bit offset
 - use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



R-Type/Load/Store Datapath




Branch Instructions

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits 5 bits 6 bits		6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	rd shamt funct		Arithmetic instruction format
I-format	ор	rs	rt	addr	address/immediate		Transfer, branch, imm. format
J-format	ор		ta	arget addres	SS		Jump instruction format

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (instructions are word-aligned)
 - Add to PC + 4
 - Already calculated by instruction fetch


Branch Instructions



Composing the Elements

- First attempt at datapath processes one **instruction** in **one clock cycle**
 - Each datapath element can only do one function at a time (*i.e.*, in one clock cycle)
 - Hence, we need separate instruction and data memories!
- Use **multiplexers** where **alternate data sources** (*e.g.*, from ALU or from memory) are used for different instructions

Full Datapath



ALU Control


ALU used for


- R-type: Function depends on funct field
- Load/Store: Function = add
- Branch beq: Function = subtract

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR

ALU Control

2-bit ALUOp derived from opcode






ALU Control

2-bit ALUOp derived from opcodeCombinational logic for ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

The Main Control Unit

Information extracted from instruction



Datapath With Control




Example program

```
.data
1
2
3
    values: .word
                     10
4
            .word
                    12
5
    result: .word
                     9
6
7
            .text
8
    start:
9
    # ALU operations
10
11
             li
                   $t1, 1
             li
12
                   $t2, 2
13
             add $t3, $t1, $t2
14
15
    # memory operations
16
             la $t0, values
             lw $t1, 0($t0)
17
             lw $t2, 4($t0)
18
             add $t3, $t1, $t2
19
             la
                  $t0, result
20
                   $t3, 0($t0)
21
             SW
22
23
   # control flow
24
             beq $t3, $t3, start
             addi $t3, $t3, 2
25
26
27
              i
                   start
```

Example program, assembled

🛅 Te	ext Se	gment													
Bkpt	Add	lress	Code		Basi				S	ource					
	0x004		0x24090001					li	\$tl,	1					
	0x004	400004 (0x240a0002	addiu	u \$10,\$0,	0x0000	12:	li	\$t2,	2					
	0x004		0x012a5820				13:	add	\$t3,	\$tl,	\$t2				
			0x3c011001				16:	la		value					
			0x34280000												
			0x8d090000				17:	lw	\$t1.	0(\$t(0)				
			0x8d0a0004				18:			4(\$t(
			0x012a5820	· · ·			19:			\$t1,					
			0x3c011001				20:	la		resul					
			0x34280008		•		20.		ψτω,	1000					
			0xad0b0000				21:	S₩	¢†3	0(\$t(0)				
			0x116bfff4	· ·						\$t3,		n +			
												Г° L			
			0x216b0002					3001		\$t3,	2	E Labels			• • •
	0X004	400034	0×08100000] 0x0	00400000		27:]	star	Τ					
												L	abel	Addre	
													abel tst.asm	Addre	
												start		Addre	0×00400000
🗂 Data	a Segme	ent										start values			0×00400000 0×10010000
	-) Value (++	4) V	/alue (+8)	Value (+c)	Value (+10)	Value (+1	L4) \	/alue (+	.18)	start			0×00400000
Addr	-	ent Value (+0 0x000000			/alue (+8)	Value (+c) 0x00000000	Value (+10) 0x00000000	Value (+1 0x00000	-	/alue (+ 0x0000		start values	tst.asm		0×00400000 0×10010000
Addro 0x100	ess	Value (+0)0a 0x00000	00c				-	0000		0000	start values result	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100	ess 010000 010020 010040	Value (+0 0x000000 0x000000 0x000000	00a 0x00000 000 0x00000 000 0x00000	00c 000	0x0000009	0×00000000	0x00000000	0x00000	0000	0x0000 0x0000	00000	start values result 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100	ess 010000 010020	Value (+0 0x000000 0x000000	00a 0x00000 000 0x00000 000 0x00000	00c 000 000 000	0x00000009 0x000000000 0x00000000 0x00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000	0000 0000 0000	0x0000 0x0000 0x0000 0x0000	00000	start values result 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010060	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	00a 0x00000 000 0x00000 000 0x00000 000 0x00000 000 0x00000	00c 000 000 000 000	0x00000009 0x000000000 0x00000000 0x00000000	0×0000000 0×0000000 0×0000000 0×0000000 0×000000	0x00000000 0x00000000 0x00000000 0x000000	0×00000 0×00000 0×00000 0×00000 0×00000	0000 0000 0000 0000	0x0000 0x0000 0x0000 0x0000	00000 00000 00000 00000	start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 010060 010080 010080	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	00a 0x00000 0x00000 0x00000 0x000000 0x00000 0x000000 0x00000 0x000000 0x00000 0x000000 0x00000 0x000000 0x00000 0x000000 0x000000	00c 000 000 000 000 000	0x00000009 0x000000000 0x00000000 0x00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000	0x0000 0x0000 0x0000 0x0000 0x0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010040 00000 010060 00000 010060 00000 010060 0100000000	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000	00c 000 000 000 000 000 000	0x00000000 0x000000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000	0000 0000 0000 0000 0000 0000	0x0000 0x0000 0x0000 0x0000 0x0000 0x0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	00a 0x00000 0x00000 0x00000	00c 000 000 000 000 000 000 000	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000		0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010020 010040 00000 010060 010000 010060 010060 010000 00000000	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000 000 0×00000	00c 000 000 000 000 000 000 000	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000	0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000 0x00000		0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010020 010040 010060 010060 010060 010060 010060 010060 010060 010060 010060 010100 010100 010120	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0x00000 000 0x00000	00c 000 000 000 000 000 000 000 000 000	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000			0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000 0x 0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x1	ess 010000 010020 010020 0100400000000	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0x00000 000 0x00000	00c 000 000 000 000 000 000 000 000	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000			0x 0000 0x 0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addr 0x100 0x1	ess 010000 010020 010020 010020 010040 010060 010060 010060 010060 010060 010060 010060 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010100 010000 010000 0100000 0100000 0100000 0100000 01000000	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0x00000 000 0x000000	000 000 000 000 000 000 000 000 000 00	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000	0x00000000 0x00000000 0x00000000 0x000000			0x 0000 0x 0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addri 0x100 0x	ess 010000 010020 010020 010040 010060 010080 010080 010080 010080 010080 010080 010100 010120 010140 010160 010180	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	003 0x00000 000 0x00000	000 000 000 000 000 000 000 000 000 00	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000				0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addri 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100 0x100	ess 010000 010020 010020 010040 010060 010060 010060 010060 010100 010120 010140 010160 010180 010180	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	00a 0x00000 00c 0x000000 00c 0x000000 00c 0x000000 00c 0x000000 00c 0x000000	000 000 000 000 000 000 000 000 000 00	0x00000000 0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000				0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0×00400000 0×10010000
Addri 0x100 0x	ess 010000 010020 010020 010040 010060 010080 010080 010080 010080 010080 010080 010100 010120 010140 010160 010180	Value (+ 0 0x000000 0x000000 0x000000 0x000000 0x000000	00a 0x00000 00c 0x00000	000 000 000 000 000 000 000 000 000 00	0x00000000	0x 00000000 0x 00000000 0x 00000000 0x 00000000			0000 0000 0000 0000 0000 0000 0000 0000 0000	0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000		start values result 0x0000000 0x0000000 0x0000000 0x0000000	tst.asm		0x00400000 0x10010000

R-Type Instruction



0x0040001c 0x012a5820 add \$11,\$9,\$10 19: add \$t3, \$t1, \$t2

R-Type Instruction encoding

1

0x0040001c 0x012a5820 add \$11,\$9,\$10 19: add \$t3, \$t1, \$t2

MIPS Reference Data



CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	$\mathbf{R}[\mathbf{rd}] = \mathbf{R}[\mathbf{rs}] + \mathbf{R}[\mathbf{rt}]$		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
(1) May cause overf	low ex	ceptio	on		

- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = $\{ 16\{1b'0\}, \text{ immediate } \}$
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = $\{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode		rs	rt		rd	shamt	funct
	31	26 25	5 21	20	16	15 11	10 6	5 0
Ι	opcode		rs	rt			immediate	e
	31	26 25	5 21	20	16	15		0
J	opcode					address		
	31	26 25	5					0

opcode	=	001	₆ =	0000002
func	=	201	₆ =	100000 ₂
shamt	=	001	6 =	000002
	=	\$9	=	01001 ₂
	=	\$10	=	01010 ₂
	=	\$11	=	01011 ₂
	func shamt	func = shamt = = =	func = 201 shamt = 001 = \$9 = \$10	10

encoding of add \$t3, \$t1, \$t2

= 000000 01001 01010 01011 00000 100000₂

= 0000 0001 0010 1010 0101 1000 0010 0000₂

 $= 0 1 2 a 5 8 2 0_{16}$


Load Instruction

32 × 1224

Load Instruction

INSTRUCTION MENDRY HULT PLE OF 4 ATULIANCE OF 4 PC RE GISTENS 3 e hit nes PC - PC+4 LW \$142, -3 (\$142) BASE 1 1 . DATA MENDALY MUNTIPLE OF 1 . . .

Load Instruction



0x00400018 0x8d0a0004 lw \$10,0x00000004(\$8) 18: lw \$t2, 4(\$t0)

Load Instruction encoding

0x00400018 0x8d0a0004 lw \$10,0x00000004(\$8) 18: lw \$t2, 4(\$t0)

MIPS Reference Data



OPCODE

CORE INSTRUCTION SET

CONE INSTRUCT	ON OL				OTCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	Ι	$\begin{array}{l} R[rt] = \{16'b0, M[R[rs] \\ +SignExtImm](15:0)\} \end{array}$	(2)	25 _{hex}
Load Linked	11	Ι	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30 _{hex}
Load Upper Imm.	lui	Ι	R[rt] = {imm, 16'b0}		fhex
Load Word	lw	Ι	R[rt] = M[R[rs]+SignExtImm]	(2)	23 _{hex}

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
 - (3) ZeroExtImm = $\{ 16\{1b'0\}, \text{ immediate } \}$
 - (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
 - (5) JumpAddr = $\{ PC+4[31:28], address, 2'b0 \}$
 - (6) Operands considered unsigned numbers (vs. 2's comp.)
 - (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

lw opcode	= :	23 ₁₆	=	1000)11 2	
\$t0	=	\$8	=	010)00 2	
\$t2	=	\$10	=	010)10 2	
4	=	0000	0	000	0000	0100 ₂

encoding of lw \$t2, 4(\$t0)


- $= 100011 01000 01010 0000 0000 0000 0100_{2}$
- $= 1000 1101 0000 1010 0000 0000 0000 0100_{2}$

 $= 8 d 0 a 0 0 0 4_{16}$


BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
Ι	opcode	rs	rt		immediate	e
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

Branch-on-Equal Instruction



Branch-on-Equal Instruction



0x0040002c 0x116bfff4beq \$11,\$11,0xffffff4 24: beq \$t3, \$t3, start

beq Instruction encoding

Te	Fext Segment								.text :			
Bkpt	Address	Code	Basic			S	ource	# ALU	operati	ons		
	0x00400000	0x24090001	addiu \$9,\$0,0x00000001	11:	li	\$tl,	1		li	\$t1,		
	0x00400004	0x240a0002	addiu \$10,\$0,0x0000	12:	li	\$t2,	2		li	\$t2,		
	0x00400008	0x012a5820	add \$11,\$9,\$10	13:	add	\$t3,	\$tl, \$t2		add	\$t3,	\$t1,	\$
	0x0040000c	0x3c011001	lui \$1,0x00001001	16:	la	\$t0,	values					
	0x00400010	0x34280000	ori \$8,\$1,0x00000000									
	0x00400014	0x8d090000	lw \$9,0x0000000(\$8)	17:	lw	\$tl,	0(\$t0)					
	0x00400018	0x8d0a0004	lw \$10,0x00000004(\$8)	18:	lw	\$t2,	4(\$t0)					
	0x0040001c	0x012a5820	add \$11,\$9,\$10	19:	add	\$t3,	\$tl, \$t2					
	0x00400020	0x3c011001	lui \$1,0x00001001	20:	la	\$t0,	result					
	0x00400024	0x34280008	ori \$8,\$1,0x00000008									
	0x00400028	0xad0b0000	sw \$11,0x0000000(\$8)	21:	SW	\$t3,	0(\$t0)					
	0x0040002c	0xll6bfff4	beq \$11,\$11,0xfffffff4	24:	beq	\$t3,	\$t3, start					
	0x00400030	0x216b0002	addi \$11,\$11,0x0000	25:	addi	\$t3,	\$t3, 2					
	0x00400034	0x08100000	j 0x00400000	27:	i	star	t					

start = PC + 4 + offset (in words) \rightarrow offset = -12₁₀

12 ₁₀ =	0000	0000	0000	1100 ₂			
-12 ₁₀ =	1111	1111	1111	0011_{2}			
	+ 0000	0000	0000	0001_{2}			
=	1111	1111	1111	0100 ₂			
=	FFF4 ₁₆						

beq Instruction encoding

(1)

0x0040002c 0x116bfff4 beg \$11,\$11,0xfffffff4 24:

beq \$t3, \$t3, start

MIPS Reference Data

CORE INSTRUCTION SET

CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}

beq opcode = 4_{16} \$t3 = \$11 offset = FFF 4_{16}	$= 000100_{2}$ = 01011_{2} = 1111 1111 1111 0100_{2}
encoding of beq \$t3	3, \$t3, start
= 000100 01011 0101	L1 1111 1111 1111 0100 ₂
= 0001 0001 0110 10)11 1111 1111 1111 0100 $_2$

 $= 1 1 6 b f f f 4_{16}$

(1) May cause overflow exception

- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = $\{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
Ι	opcode	rs	rt		immediate	e
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0


Implementing Jumps

Name		Fields			Comments				
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long		
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format		
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, imm. format		
J-format	ор	target address				Jump instruction format			


Jump	2	address
	31:26	25:0


- Jump uses word address (not byte address)
- Update (32 bit) PC with concatenation of
 - top 4 bits of (old PC + 4)
 - 26-bit jump address
 - 00
- Need extra control signal (for PC mux): decoded from opcode


Implementing Jumps



Implementing Jumps










jump Instruction encoding




start:

(1) May cause overflow exception

- (3) ZeroExtImm = $\{ 16\{1b'0\}, \text{ immediate } \}$
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

📄 Te	xt Segment					
Bkpt	Address	Code	Basic			Source
	0x00400000	0x24090001	addiu \$9,\$0,0x00000001	11:	li	\$tl, 1
	0x00400004	0x240a0002	addiu \$10,\$0,0x0000	12:	li	\$t2, 2
	0x00400008			13:	add	\$t3, \$t1, \$t2
	0x0040000c	0x3c011001	lui \$1,0x00001001	16:	la	\$tO, values
	0x00400010	0x34280000	ori \$8,\$1,0x00000000			
	0x00400014	0x8d090000	lw \$9,0x00000000(\$8)	17:	lw	\$tl, 0(\$t0)
	0x00400018	0x8d0a0004	lw \$10,0x0000004(\$8)	18:	lw	\$t2, 4(\$t0)
	0x0040001c	0x012a5820	add \$11,\$9,\$10	19:	add	\$t3, \$t1, \$t2
	0x00400020	0x3c011001	lui \$1,0x00001001	20:	la	\$t0, result
	0x00400024	0x34280008	ori \$8,\$1,0x00000008			
	0x00400028	0xad0b0000	sw \$11,0x0000000(\$8)	21:	SW	\$t3, 0(\$t0)
	0x0040002c	0xll6bfff4	beq \$11,\$11,0xfffffff4	24:	beq	\$t3, \$t3, start
	0x00400030	0x216b0002	addi \$11,\$11,0x0000	25:	addi	\$t3, \$t3, 2
	0x00400034	0x08100000	j 0x00400000	27:	j	start

Datapath With Jumps Added



0x00400034 0x08100000 j 0x00400000	27:	j start
------------------------------------	-----	---------

Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Varying clock period for different instructions violates design principles:
 - regularity
 - make the common case fast
- Will improve performance by Instruction-Level Parallellism (ILP) aka "pipelining" (note that a constant clock period is needed for ILP)