The Processor

Designing the **datapath**

Program Execution (performance)

- Algorithm
	- Determines **number of operations** executed
- Programming language, compiler, architecture (Instruction Set Architecture – ISA)
	- Determine number of **machine instructions** executed **per operation** (clock Cycles Per Instruction – CPI)
	- Processor and memory system
		- Determine **how fast instructions** are **executed** (cycle time)
- I/O system (and OS)
	- Determines **how fast I/O operations** are **executed**

Program Execution

32 bit MIPS R3000 processor (115000 transistors) early 1990

- We will examine two MIPS hardware implementations (aka "datatpath") with identical ISAs:
	- **A** simplified version
	- A more realistic pipelined version (**I**nstruction-**L**evel **P**arallellism)
- We will subsequently introduce "exception" handling and what this requires in the datapath
- Simple (but sufficient) subset, only essential instructions Different types of instructions (Instruction Set):
	- Memory access: lw, sw
	- Arithmetic/logical: add, sub, and, or, slt
	- Control transfer: beq, j

Böhm – Jacopini theorem

The "structured program" theorem (from programming language theory):

Böhm, Corrado and Jacopini, Giuseppe (1966).

"Flow Diagrams, Turing Machines and Languages with only Two Formation Rules". Communications of the ACM 9(5):366-371. <http://www.cs.unibo.it/~martini/PP/bohm-jac.pdf>

A class of control flow graphs can compute any computable function (algorithm) if it combines subprograms in only three specific ways (*i.e.,* by means of only three control structures):

1) Executing one subprogram, and then another subprogram (sequence)

2) Executing one of two subprograms according to the value of a Boolean expression (selection)

3) Repeatedly executing a subprogram as long as a Boolean expression is true (iteration)

Note: assembly/machine code is not "structured" HLL (as it uses **Go To**).

Edsger Dijkstra (1968). "**Go To** Statement Considered Harmful". Communications of the ACM. 11 (3): 147–148. <https://homepages.cwi.nl/~storm/teaching/reader/Dijkstra68.pdf>

Frank Rubin (1987). ""GOTO Considered Harmful" Considered Harmful". Communications of the ACM. 30 (3): 195–196. <http://www.ecn.purdue.edu/ParaMount/papers/rubin87goto.pdf>

""GOTO Considered Harmful" Considered Harmful' Considered Harmful?" ...

Instruction Set Architecture (ISA)

Special Architectures:

- (Super) vector computers
- GPU (matrix operations)
- Special purpose (signal processing, ECU, ...)

Instruction Set Architecture (ISA)

Design Principles (HW/SW):

- 1. Regularity
- 2. Smaller is Faster
- 3. Make the Common Case Fast
- 4. Good Design demands Good Compromises

Instruction Set Architecture (ISA)

Different instruction types:

Memory access: lw, sw
Arithmetic/logical: add, su add, sub, and, or, slt Control transfer: beq, j

Different instruction **instances**:

Different instruction (encoding) **formats:**

Logic Design Basics (recap)

- Information encoded in **bi**nary digi**ts**
	- Low voltage $= 0$, High voltage $= 1$ (or reverse)
	- One wire per bit
	- Multi-bit data encoded on multi-wire **buses**
- **Combinational** element
	- **Operate** on **data**
	- Output is a **function** of input
	- **State** (**sequential**) elements
		- **Store/Hold/Retrieve** information

Combinational Elements

 AND-gate $Y = A & B$ A B Y Adder $Y = A + B$

- **Multiplexer**
	- $Y = S ? 11 : 10$

$$
\begin{array}{ccc}\n10 & -\text{M} \\
11 & -\text{M} \\
 & \text{M} \\
 & \text{S}\n\end{array}
$$

 Arithmetic/Logic Unit \blacksquare Y = F(A, B)

Sequential Elements

Register: stores data in a memory circuit

- Uses a clock signal Clk to determine **when** to **update** the **stored** value Q with D
- (rising/falling) **Edge-triggered**: **update** data in memory **when** Clk changes (from 0 to 1/1 to 0)

Sequential Elements

Register with **write control**

- Only updates on **clock edge** only when **write control input is 1**
- Used when stored value is to be kept over **multiple** clock cycles

Clocking Methodology

Combinational logic transforms data **during** clock cycles

- **Between clock edges**
- Input from state elements, Output to state element
- **Longest delay** due to combinational logic (implementing ISA "instructions") determines **minimum** required **clock period**


```
.data
\mathbf{1}\overline{2}\overline{3}values: .word
                       10
\overline{4}. word
                       12
 5
    result: word9
6
 \overline{7}.text
 8
    start:
 9
    # ALU operations
10
               li -
                     $t1, 111li.
12
                    $t2, 2
               add $t3, $t1, $t2
13
14
15
    # memory operations
16
               la $t0, values
               lw $t1, 0($t0)
17
               lw $t2, 4($t0)
18
               add $t3, $t1, $t2
19
               la $t0, result
20
                     $t3, 0 ($t0)21
               SW
22
23
    # control flow
24
               beq $t3, $t3, startaddi $t3, $t3, 2
25
26
27
                     start
               Ť
```


Instruction Execution

- **PC** → instruction memory, fetch instruction
- Register numbers **register file**, **read** registers
- Depending on **instruction type (class)**
	- Use **ALU** to calculate
		- Arithmetic result
		- Memory address for load/store
		- Branch target address
	- Access data **memory** for load/store
	- **PC PC + 4** ("next sequential instruction") or **target address**

CPU Overview

Multiplexers

Control

Building a Datapath

- Datapath $=$
	- CPU **hardware architecture** that processes **instructions** and **data**
		- registers, ALUs, multiplexers, memories
- We will build a simplified MIPS datapath incrementally, refining the overview design

Instruction Fetch

WORD ANGNED (< 4)

Program Counter (PC) is unsigned

Instruction Fetch

R-Format Instructions

- **Read two register operands**
- **Perform arithmetic/logical operation**
- **Write register result**

a. Registers

Load/Store Instructions

- **Read register operands**
- **Calculate address using 16-bit offset**
	- use ALU, but sign-extend offset
- **Load: Read memory and update register**
- Store: Write register value to memory

a. Data memory unit b. Sign extension unit

R-Type/Load/Store Datapath

Branch Instructions

- **Read register operands**
- Compare operands
	- Use ALU, subtract and check Zero output
- Calculate target address
	- Sign-extend displacement
	- Shift left 2 places (instructions are word-aligned)
	- \blacksquare Add to PC $+$ 4
		- Already calculated by instruction fetch

Branch Instructions

Composing the Elements

- First attempt at datapath processes one **instruction** in **one clock cycle**
	- Each datapath element can only do one function at a time (*i.e.,* in one clock cycle)
	- Hence, we need **separate** instruction and data memories!
- Use **multiplexers** where **alternate data sources** (*e.g.,* from ALU or from memory) are used for different instructions

Full Datapath

ALU Control

ALU used for

- **R-type:** Function depends on funct field
- Load/Store: Function = add
- Branch _{beq}: Function = **subtract**

ALU Control

2-bit ALUOp derived from opcode

ALU Control

- 2-bit ALUOp derived from opcode
- **Combinational logic for ALU control**

The Main Control Unit

information extracted from instruction

Datapath With Control

Example program

```
.data
 \mathbf{1}\overline{2}\overline{3}values: .word
                        10
 \overline{4}12
              . word
 5
    result: .word
                        9
 6\,\overline{7}.text
 8
    start:
 9
10
    # ALU operations
11li.
                     $t1, 1li.
12
                     $t2, 213
               add $t3, $t1, $t2
14
15
    # memory operations
16
                la $t0, values
                lw $t1, 0($t0)
17
               lw $t2, 4($t0)
18
19
               add $t3, $t1, $t2
               la
                     $t0, result
20
                     $t3.0 ($t0)21
               SW
22
23<sup>°</sup># control flow
24
               beq $t3, $t3, startaddi $t3, $t3, 2
25
26
27
                i
                      start
```
Example program, assembled

R-Type Instruction

0x0040001c 0x012a5820add \$11,\$9,\$10 19: add \$t3, \$t1, \$t2

R-Type Instruction encoding

 $\textcircled{\scriptsize{1}}$

0x012a5820 add \$11, \$9, \$10 \$t3, \$t1, \$t2 0x0040001c 19: add

MIPS Reference Data

 20_{hex}

 24_{hex}

- (3) ZeroExtImm = $\{16\}1b'0\}$, immediate $\}$
- (4) BranchAddr = ${14 \{immediate[15]\}, immediate, 2'b0\}$
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; $R[rt] = 1$ if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

encoding of add \$t3, \$t1, \$t2

- $= 000000$ 01001 01010 01011 00000 100000,
- $= 0000 0001 0010 1010 0101 1000 0010 0000$

 $= 0 1 2 a 5 8 2 0₁₆$

Load Instruction

$$
L\underline{U} \qquad \qquad \square \qquad \qquad \square \qquad \qquad \square \qquad \qquad \square \qquad \qquad \square
$$
\n
$$
\frac{1}{4}L \qquad \qquad \square \qquad \square
$$
\n
$$
\frac{1}{4}L \qquad \qquad \square
$$
\n
$$
\frac{15}{16}
$$
\n
$$
\text{base Approxes} \qquad \square
$$
\n
$$
\boxed{-2}^5 \qquad \qquad \dots \qquad \frac{17}{12} - 3 \qquad \qquad \square
$$

 32×1074

Load Instruction

Load Instruction

0x00400018 0x8d0a0004 lw \$10,0x00000004 (\$8) $|18:$ lw $$t2, 4($t0)$

Load Instruction encoding

0x00400018 0x8d0a0004 lw \$10,0x00000004 (\$8) lw $$t2, 4($t0)$ 18:

 \circ

MIPS Reference Data

OPCODE

CORE INSTRUCTION SET

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
	- (3) ZeroExtImm = ${16{1b'0}}$, immediate }
	- (4) BranchAddr = ${14 \{immediate[15]\}, immediate, 2'b0\}$
	- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
	- (6) Operands considered unsigned numbers (vs. 2's comp.)
	- (7) Atomic test&set pair; $R[rt] = 1$ if pair atomic, 0 if not atomic

encoding of lw \$t2, 4(\$t0)

- $= 100011$ 01000 01010 0000 0000 0000 0100
- $= 1000 1101 0000 1010 0000 0000 0000 0100$

 $= 8$ d 0 a 0 0 0 4₁₆

BASIC INSTRUCTION FORMATS

Branch-on-Equal Instruction

Branch-on-Equal Instruction

0x0040002c $0x116$ bfff4 beq \$11, \$11, 0xffffffff4 24 : \$t3, \$t3, start beq

beq Instruction encoding

start = $PC + 4 + offset$ (in words) \rightarrow offset = -12_{10}

beq Instruction encoding

 \circ

beg \$t3, \$t3, start

OPCODE

MIPS Reference Data

CORE INSTRUCTION SET

encoding of beq \$t3, \$t3, start $= 00010000101101111111111111101002$ $= 0001 0001 0110 1011 1111 1111 1111 01002$

 $= 1 1 6 b f f f 4_{16}$

(1) May cause overflow exception

- (2) SignExtImm = ${16{$ immediate[15]}, immediate }
- (3) ZeroExtImm = ${16{1b'0}}$, immediate }
- (4) BranchAddr = $\{14\}$ immediate[15], immediate, 2'b0 }
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; $R[rt] = 1$ if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

Implementing Jumps

- Jump uses **word** address (not byte address)
- Update (32 bit) PC with concatenation of
	- **top 4 bits** of (**old PC + 4**)
	- 26-bit jump address
	- 00
- Need extra control signal (for PC mux): decoded from opcode

Implementing Jumps

Implementing Jumps

jump Instruction encoding

start:

(1) May cause overflow exception

(2) SignExtImm =
$$
\{ 16\{\text{immediate}[15]\}, \text{immediate } \}
$$

- (3) ZeroExtImm = ${16{1b'0}}$, immediate }
- (4) BranchAddr = ${14 \{immediate[15]\}, immediate, 2'b0\}$
- (5) JumpAddr = { $PC+4[31:28]$, address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; $R[rt] = 1$ if pair atomic, 0 if not atomic

Datapath With Jumps Added

Performance Issues

- **Longest delay** determines **clock period**
	- **Critical** path: **load** instruction
	- Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Varying clock period for different instructions violates design principles:
	- **regularity**
	- **make the common case fast**
- Will improve performance by Instruction-Level Parallellism (ILP) aka "pipelining" (note that a constant clock period is needed for ILP)