



# Computer Systemen en Computer Architectuur




Maandag 3 maart 2025 – Binaire Logica: de Basis van Digitale Computers

Hans Vangheluwe



```
strcpy:  
    addi $sp, $sp, -4  
    sw $s0, 0($sp)  
    add $s0, $zero, $zero  
L1: add $t1, $s0, $a1      k = 1  
    lbu $t2, 0($t1)      xPowerK = x  
    add $t3, $s0, $a0      Sign = 1; s = 0  
    sb $t2, 0($t3)  
    beq $t2, $zero, L2    while k <= N :  
    addi $s0, $s0, 1      term = sign*xPowerK/  
    j L1                  factorial(k)  
L2: lu $s0, 0($sp)      s = s + term  
    addi $sp, $sp, 4      k = k + 2  
    jr $ra                  xPowerK =  
                           xPowerK * xSquare  
                           sign = -sign
```



physics digital

electronics

computer

architecture / systems

HL progr.

languages

operating

systems

complex SW

applications

# Bachelor Programma Informatica

Systemen/Engineering

Software ontwikkeling

Theoretische informatica

Wiskunde

Eindwerk

Distributed Systems

Datastructuren en  
Graafalgoritmes

Numerieke  
lineaire algebra

Software  
Engineering

Artificiele  
Intelligentie

Netwerken

Programming  
Project databases

Compilers

Algoritmes en  
Complexiteit

Elementaire  
Statistiek

Numerieke  
Analyse

Operating  
Systems

Advanced  
Programming

Inleiding  
databases

Machines en  
Berekenbaarheid

Lineaire  
Algebra

Project  
Software  
Engineering

Computer  
Graphics

Talen en  
automaten



Calculus

Computer Systemen  
en Architectuur

Inleiding  
programmeren

Gegevens-abstractie  
en data structuren

Discrete wiskunde




strcpy:

```

    addi $sp, $sp, -4
    sw $s0, 0($sp)
    add $s0, $zero, $zero
L1: add $t1, $s0, $a1
    lbu $t2, 0($t1)
    add $t3, $s0, $a0
    sb $t2, 0($t3)
    beq $t2, $zero, L2
    addi $s0, $s0, 1
    j L1
L2: lw $s0, 0($sp)
    addi $sp, $sp, 4
    jr $ra

```





physics  
digital  
electronics

computer  
architecture / systems

HL progr.  
languages  
operating  
systems

complex SW  
applications



```

def visitFunction(self, function):
    if typeChecker.debug: typeChecker.typeCheck([function], [Function])
    numArg=0
    for argument in function.getArgs():
        if isinstance(argument, RangeRef):
            numArg += len(argument.getCellRefSet())
        else:
            numArg += 1
        argument.accept(self)


    args=self.__evalStack[-numArg:]
    self.__evalStack=self.__evalStack[0:-numArg]

    if len(args)>1 and self.__checkValueError(args):
        self.__evalStack.append(0)
        return


    execStr="answer = "+function.getName()+"("+str(args)+")"
    try:
        exec execStr
    except NameError, n:
        fName=split(n[0], ".")
        self.__nameError=True
        self.__nameErrorStr=fName[1]
        self.__evalStack.append(0)
        return
    self.__evalStack.append(answer)


```

# (Functionele) Componenten van een Computer




# van Analoog ...






# ... naar Digmaal




# Voordelen: Analoog vs. Digitaal


Analogue




amplified




Digital




regenerated



regenerated



# ... naar Digitaal



# BITs (Binary digITs) om informatie te coderen

Met 1 bit, kan 2 **verschillende entiteiten voorstellen**

Met 2 bits, kan 4 verschillende entiteiten voorstellen

...

Met **N** bits, kan  $2^N$  verschillende entiteiten voorstellen


Voorbeeld:

{Rood, Groen, Blauw}



gecodeerd als {00, 01, 10}

1 Bit	2 Bits	3 Bits	4 Bits	5 Bits
0	00	000	0000	00000
1	01	001	0001	00001
	10	010	0010	00010
	11	011	0011	00011
		100	0100	00100
		101	0101	00101
		110	0110	00110
		111	0111	00111
			1000	01000
			1001	01001
			1010	01010
			1011	01011
			1100	01100
			1101	01101
			1110	01110
			1111	01111
				10000
				10001
				10010
				10011
				10100
				10101
				10110
				10111
				11000
				11001
				11010
				11011
				11100
				11101
				11110
				11111

# (Functionele) Componenten van een Computer




# Universele Basis van bewerkingen: Logische Componenten





A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

A	B	X
0	0	0
0	1	1
1	0	1
1	1	1





# Universele Basis van bewerkingen: Logische Componenten




A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

A	B	X
0	0	0
0	1	1
1	0	1
1	1	1



# Booleaanse algebra: AND (.), OR (+), NOT (')


- Identity law:  $A + 0 = A$  and  $A \cdot 1 = A$ .
- Zero and One laws:  $A + 1 = 1$  and  $A \cdot 0 = 0$ .
- Inverse laws:  $A + \bar{A} = 1$  and  $A \cdot \bar{A} = 0$
- Commutative laws:  $A + B = B + A$  and  $A \cdot B = B \cdot A$ .
- Associative laws:  $A + (B + C) = (A + B) + C$  and  $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ .
- Distributive laws:  $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$  and  $A + (B \cdot C) = (A + B) \cdot (A + C)$ .



George Boole  
(1815 - 1864)

## Wetten van De Morgan:



- $\overline{A + B} = \bar{A} \cdot \bar{B}$
- $\overline{A \cdot B} = \bar{A} + \bar{B}$




Augustus De Morgan  
(1806-1871)

# Associativiteit

$$y = A + B + C = A + (B + C) = (A + B) + C$$




**Digitale signalen** zijn gebaseerd op Analoge Signalen  
→ Digitale (logische) **bewerkingen** op Analoge Signalen






logical 0/1 – Boolean True/False – asserted/de-asserted – high/low

# Universele Basis implementatie: Logische Componenten in electronica


## AND




## OR



physical (analog) view





logical (digital) view (idealized)



# Logische Componenten Implementeren:


SN 7400N met 4 NAND gates (~ 8 transistors)



manufactured in the 45th week of 1976

# Logische Componenten Implementeren:

32 bit MIPS R3000 processor (115000 transistors)




early 1990s




# Exponentiële Groei!

CPU Transistor Counts 1971-2008 & Moore's Law




# Logische Circuits hiërarchisch ontwerpen Modelleren en Simuleren



Logisim

<https://sourceforge.net/projects/circuit/>

# Multiplexor (1 bit)



specificatie: waarheidstabel

A	B	S	C
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

- Selectie
- Van parallel naar serieel

how many logic gates?  
how long does it take?


# Sum of Products implementatie

A	B	S	C
0	0	0	0
0	1	0	0
1	0	0	<b>1</b>
1	1	0	<b>1</b>
0	0	1	0
0	1	1	<b>1</b>
1	0	1	0
1	1	1	<b>1</b>

$$C = A \cdot \bar{B} \cdot \bar{S} + A \cdot B \cdot \bar{S} + \bar{A} \cdot B \cdot S + A \cdot B \cdot S$$

how many logic gates?  
how long does it take?

# “optimale” implementatie



how many logic gates?  
how long does it take?

# Bewijs van equivalentie?

$$C = A \cdot \overline{B} \cdot \overline{S} + A \cdot B \cdot \overline{S} + \overline{A} \cdot B \cdot S + A \cdot B \cdot S \quad \Leftrightarrow \quad C = A \cdot \overline{S} + B \cdot S$$

1. Identieke waarheidstabellen
2. Logica-gebaseerd “symbolisch” bewijs

# Bewijs van equivalentie (1.)

$$C = A \cdot \bar{B} \cdot \bar{S} + A \cdot B \cdot \bar{S} + \bar{A} \cdot B \cdot S + A \cdot B \cdot S \quad \Leftrightarrow \quad C = A \cdot \bar{S} + B \cdot S$$

$$C1 = A \cdot \bar{B} \cdot \bar{S} + A \cdot B \cdot \bar{S} + \bar{A} \cdot B \cdot S + A \cdot B \cdot S$$

$$C2 = A \cdot \bar{S} + B \cdot S$$

C1 == C2 ?

A	B	S	C1	C2
0	0	0	0	0
0	1	0	0	0
1	0	0	1	1
1	1	0	1	1
0	0	1	0	0
0	1	1	1	1
1	0	1	0	0
1	1	1	1	1

# Bewijs van equivalentie (2.)

$$C = A \cdot \overline{B} \cdot \overline{S} + A \cdot B \cdot \overline{S} + \overline{A} \cdot B \cdot S + A \cdot B \cdot S \quad \Leftrightarrow \quad C = A \cdot \overline{S} + B \cdot S$$

# Bewijs van equivalentie (2.)?

$$C = A.\bar{B}.\bar{S} + A.B.\bar{S} + \bar{A}.B.S + A.B.S \quad \Leftrightarrow \quad C = A.\bar{S} + B.S$$

$$\begin{aligned} C &= A.\bar{B}.\bar{S} + A.B.\bar{S} + \bar{A}.B.S + A.B.S && \Rightarrow (\text{distributiviteit . +}) \\ &= (A.\bar{B} + A.B).\bar{S} + (\bar{A}.B + A.B).S && \Rightarrow (\text{distributiviteit . +}) \\ &= A.(\bar{B} + B).\bar{S} + (\bar{A} + A).B.S && \Rightarrow (+ \text{ inverse "uitgesloten derde"}) \\ &= A.1.\bar{S} + 1.B.S && \Rightarrow (\text{associativiteit .}) \\ &= (A.1).\bar{S} + (1.B).S && \Rightarrow (\text{eenheidselement voor .}) \\ &= A.\bar{S} + B.S && \text{q.e.d. } \square \end{aligned}$$


8. Sinus rectus peripheriaꝝ, & complementi sui æque possunt radio.

Complementum peripheria dicimus reliquam peripheriam data ad circuli quadrantem. Sis igitur in præmissa figura, recta E F, sinus rectus peripheria G E vel B C E: & complementi sui C E sinus rectus E D, vel equalis illi A F per trigonam quartam primi elementorum. Dico A F & E F, eque posse radio A E. Nam per penultimam primi Euclidis, in Triangulis rectangulis, quadrata laterum rectum angulum continentium, equalia sunt lateri rectum angulum subtendentes. Sed A F E est Triangulum rectangulum ad F per septimum bryus, crux vero rectum ambientia sunt A F & E F: eque possunt ergo radio A E rectum angulum subtendentes; quod erat demonstrandum.

Philippe van Lansberge in 1604


# Multiplexor (32 bit), “bus”

“Bus”  
====




how many logic gates?  
how long does it take?

# Multiplexor (32 bit) implementatie




how many logic gates?  
how long does it take?

# 1-bit AND, OR



# 1-bit ALU (AND, OR, +)



# Binair voorstelling/codering van gehele getallen

n-bit string “ $x_{n-1}x_{n-2}\dots x_1x_0$ “ has/encodes **value x**


$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

$x_0$  Least Significant bit (**LSb**)

$x_{n-1}$  Most Significant bit (**MSb**)

- Range: 0 to  $+2^n - 1$
- Example
  - 0000 0000 0000 0000 0000 0000 1011<sub>2</sub>  
 $= 0 + \dots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$   
 $= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10}$

1010001001010001010  
111011001011001010101  
0101 **THERE ARE** 101  
001011 **ONLY** 10 10010  
10010 **TYPES OF** 0010  
101110 **PEOPLE:** 01011  
0010 **THOSE WHO** 000  
**100 UNDERSTAND** 011  
110101 **BINARY** 10101  
0001 **AND THOSE** 000  
1010 **WHO DON'T** 000  
101011101100110101010  
1100101010101010000  
1010010010100101000  
101011101100110101010




# 1-bit adder

Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{\text{two}}$
0	0	1	0	1	$0 + 0 + 1 = 01_{\text{two}}$
0	1	0	0	1	$0 + 1 + 0 = 01_{\text{two}}$
0	1	1	1	0	$0 + 1 + 1 = 10_{\text{two}}$
1	0	0	0	1	$1 + 0 + 0 = 01_{\text{two}}$
1	0	1	1	0	$1 + 0 + 1 = 10_{\text{two}}$
1	1	0	1	0	$1 + 1 + 0 = 10_{\text{two}}$
1	1	1	1	1	$1 + 1 + 1 = 11_{\text{two}}$


# CarryOut


$$\begin{aligned}\text{CarryOut} &= (\bar{b} \cdot \text{CarryIn}) + (\bar{a} \cdot \text{CarryIn}) + (\bar{a} \cdot \bar{b}) + (\bar{a} \cdot \bar{b} \cdot \text{CarryIn}) \\ &= (\bar{b} \cdot \text{CarryIn}) + (\bar{a} \cdot \text{CarryIn}) + (\bar{a} \cdot \bar{b})\end{aligned}$$

Inputs		
a	b	CarryIn
0	1	1
1	0	1
1	1	0
1	1	1



# Vanaf nu: “only connect”






**strcpy:**

```

        addi $sp, $sp, -4
        sw $s0, 0($sp)
        add $s0, $zero, $zero
L1:   add $t1, $s0, $a1
        lbu $t2, 0($t1)
        add $t3, $s0, $a0
        sb $t2, 0($t3)
        beq $t2, $zero, L2
        addi $s0, $s0, 1
        j L1
L2:   lw $s0, 0($sp)
        addi $sp, $sp, 4
        jr $ra

```




# physics digital electro

# computer architecture / systems

HL progr.  
languages  
operating  
systems

## complex SW applications



```
def visitFunction(self, function):
    if typeChecker.debug: typeChecker.typeCheck([function], [Function])
    numArg=0
    for argument in function.getArgs():
        if isinstance(argument, RangeRef):
            numArg += len(argument.getCellRefSet())
        else:
            numArg += 1
        argument.accept(self)

    args=self.__evalStack[-numArg:]
    self.__evalStack=self.__evalStack[0:-numArg]

    if len(args)>1 and self.__checkValueError(args):
        self.__evalStack.append(0)
        return

    execStr="answer = "+function.getName()+" (" +str(args)+")"
    try:
        exec execStr
    except NameError, n:
        fName=split(n[0], " ")
        self.__nameError=True
        self.__nameErrorStr=fName[1]
        self.__evalStack.append(0)
    return
    self.evalStack.append(answer)
```

