


Model-Based Embedded System Design



Pieter J. Mosterman

Senior Research Scientist The MathWorks, Inc.



- Introduction
- Embedded Systems Design
- Demo
- A Design Activity
 - Dynamic Voltage Scaling
- Summary



What is the problem?

- "Hardware verification is itself become more challenging. Verification times have increased with rising gate count and as overall design complexity grows. According to a survey by Collett International Research in 2002 only 39% of designs were bug free at first silicon, while 60% contained logic or functional flaws. More than 20% required 3 or more silicon spins. A Collett survey also showed that nearly 50% of total engineering time was spent in verification."
- Hardware/Software Co-verification by Dr. Jack Horgan http://www.edacafe.com/magazine/index.php?newsletter=1 &run_date=29-Mar-2004



What are the pains?

- 1. <u>Time and effort to verify a design:</u> As designs get more complex, the test benches are an order of magnitude more complex, and <u>consume 40-60% of project</u> <u>resources.</u>
 - Test bench HDL code will *not* be synthesized i.e., will not be a part of the shipping product – "throwaway" code
 - HDL test benches need to run in HDL simulators, and HDL simulators are *extremely* slow
- 2. <u>Time and effort to construct and maintain test benches:</u> For <u>each line of HDL design code</u> in a design, a user typically <u>needs 10 lines of HDL test bench code</u> to simulate, test, and <u>verify that 1 line</u> of HDL code.
 - Constructing a test bench in a textual language is at least as complex as the original design itself
 - Maintaining the test bench from one generation of a design to the next is very resource-intensive




- Introduction
- Embedded Systems Design
- Demo
- Mixed Signal Simulation
- Summary



What are the pains?


 Engineers need to verify that ASIC/FPGA implementations correctly match their system specifications




I/O vectors, functional specification



ASIC/FPGA design flow beings in HDL










What are the solutions?


 Engineers need to verify that ASIC/FPGA implementations correctly match their system specifications



 Using co-simulation with a cycle accurate simulator, these engineers can analyze hardware components at a system level



Link for ModelSim makes system-level hardware verification possible



Fast and bidirectional cosimulation interface between MATLAB and Simulink, and ModelSim



- Introduction
- Embedded Systems Design
- Demo
- A Design Activity
 - Dynamic Voltage Scaling
- Summary




Demo



- Edge detection demo
 - Design space exploration using floating point
 - Conversion to fixed point
 - Elaboration to facilitate streaming data
 - Co-simulate with HDL



Simulink co-simulation





Link for ModelSim allows engineers to share models instead of I/O vectors.

- The HDL is verified in the context of an entire system and not just as a stand-alone component
- System performance metrics, e.g. Packet Error rate (PER), Bit Error Rate (BER), Signal to Noise (S/N) ratio can be measured



- Introduction
- Embedded Systems Design
- Demo
- A Design Activity
 - Dynamic Voltage Scaling
- Summary



Dynamic Voltage Scalin(

Live MATLAB Demo

- Simulate AT90S8535 microcontroller
- Dynamic Voltage Scaling (DVS) based on online gradient estimation
 - Infinitesimal perturbation analysis (IPA)
- Average cost per job
 - $J(\theta) = w P(\theta) + S(\theta)$
 - $J(\theta) = w c_2 [V_t / (1 c_1/\theta)]^2 + S(\theta)$
 - θ, average service time; w, weighting; P, average energy consumption; S, average system time for a job; c₁ and c₂, device constants; V₁, minimum input voltage



- Introduction
- Embedded Systems Design
- Demo
- A Design Activity
 - Dynamic Voltage Scaling
- Summary



Summary

- Integrate system level design with implementation
 - Cycle accurate simulation
- No duplication of testbench design effort
- Analysis of system level properties