

Implementation of Hardware and Software Systems using Model-Based Design

Part of DATE'08 Tutorial:
*Automatically Realizing Embedded Systems
from High-Level Functional Models*

© 2008 The MathWorks, Inc.


Monday, 10 Mar 2008

Don Orofino, PhD
Director, Signal Processing Development
The MathWorks, Inc.



Tutorial Segment


- Discuss use of Model-Based Design (MBD) to implement hardware and software systems
- Incrementally elaborate an example model from abstract toward concrete implementation
- Discuss practical requirements imposed on the tool chain
- Engineers must make choices
 - Implementation choices should be minimally invasive and maximally deferred
 - Key questions underlying those choices...



Traditional Implementation Decisions

Abstract notion of an algorithm

Example: Digital filter, prescribed specifications, floating point




3

Traditional Implementation Decisions

Abstract notion of an algorithm

Example: Digital filter, prescribed specifications, floating point



4

Traditional Implementation Decisions


- Additional Areas for Improvement
 - Performance scales with the engineer's experience (highly variable outcomes)
 - Time consuming manual iterations
 - Initial design decisions at all decision points
 - Code maintenance requires significant experience
 - Algorithm changes are separately considered
 - Design space is not uniformly reproducible at each step
 - Verification is not uniformly reproducible at each step
 - Design artifacts are not uniformly reproducible at each step
 - More...

Traditional Implementation
 Steps are highly invasive
 (significant recoding,
 cannot easily "undo")
 Steps cannot be deferred
 (and must be done manually)

5

MBD Implementation Decisions

- Focus on the complete algorithm-design lifecycle
- MBD demands tight integration of tools
- Maintains model abstraction (defers implementation)
- Simplifies:
 - Understanding
 - Verification
 - Maintenance
 - Enhancement
 - Re-targetability



6

MBD Implementation Decisions

Abstract notion of an algorithm

Code, simulate, verify

Example: Digital filter, prescribed specifications, floating point

I1: Multi-stage cascade, floating point

Executing on DSP

I2: TI DM642, fixed point

I3: 16-bit banked coefficients, pipelined code


I4: Assembly language optimizations ...

Executing on FPGA

I2: Xilinx Virtex-4, fixed point

I3: 18-bit multipliers on a DSP48 slice


I4: Core-generator implementation ...



7


Automotive Design Example: Lane Departure Warning

Results from Simulink Model of Lane Departure Warning System



8

MBD: Executable Specification



Executable Specifications

- Lane Departure Warning
- Floating-point specification
- Verification test-bench




9

MBD: Executable Specification





System Model: Implement edge detection algorithm as part of lane departure warning system



10

Design Entry: Simulink

Start by developing a golden specification of the edge detection algorithm



Floating-point System Specification

High-level blocks: Video Edge Detector

- Video and Image Processing Blockset


Lower-level blocks: Sum, Abs, 2-D Filter

- Simulink, Signal Processing Blockset



11

Design Entry: Embedded MATLAB



- Embedded subset of MATLAB Language
- Brings MATLAB algorithms into Simulink and Stateflow

12

Insight on Implementation Choices

1. Design Languages

2.
3.
4.
5.

Tip 1:

Language represents an implementation decision

Tip 2:

Using multiple design languages is a powerful tool for specifying an implementation



- **MATLAB:** Largely behavioral, un-timed, array-based semantics
- **Simulink:** Structural, time-based simulation engine, hybrid solvers
- **Stateflow:** Reactive systems design, finite state machines
- **SimEvents:** Discrete-event, data driven modeling

13

MBD: Design with Simulation

Design with Simulation


- Fixed-point model migration
- Design Advisors, Test-Benching



14

MBD: Design with Simulation


- Migrate the design using verified iterations
- Make decisions appropriate to deployment
 - Serial processing (*2D to vector data*)
 - Fixed-point operation (*float-to-fixed conversion*)



Floating-point model





Fixed-point model



15


Migration to Fixed-point

- Fixed-point data types – full manual control




16

Migration to Fixed-point




Migration to Fixed-point

Autoscaling Tool: Advisor to help set fixed-point scale factors



Design Advisors


- GUI-driven Advice and Assistance
- Fixed-Point Tools
 - Record design requirements
 - Dynamic range assessment
 - Design auto-scaling
- Simulink Model Advisor
 - Choose advisor goals
 - Modeling Guidelines
 - Best Practices
 - Code Safety
 - Performance Optimization
 - Step-by-step guidance



19

Insight on Implementation Choices

1. Design Languages
2. Model Elaboration
- 3.
- 4.
- 5.




- Use block-based implementations (Edge Detector)
- Adjust fixed-point settings in each block dialog
- Use target-specific optimized blocks (TI, Xilinx, etc)



- Fixed Point Tool (Simulink Fixed Point)
Automatically suggests fixed point settings for blocks
- Filter Wizard (Signal Processing Toolbox)
Automatically generates Simulink models using basic blocks
- Simulink HDL Coder
Generates new models based on implementation choices

20

MBD: Automatic Code Generation




21

MBD: Automatic Code Generation



Model-Based Design supports both Software and Hardware systems

- Coders
 - Code generation from models
 - Language options
 - Code interfacing, optimization
- Links
 - Verification tool integration
 - Project generation, build, download
 - Co-simulation, SIL/PIL/HIL
- Targets
 - Processor & memory specific optimization
 - Device drivers, board support
 - Schedulers, RTOS integration





22

Code Gen: Embedded Software



- Code Generation
 - Real Time Workshop – ANSI/ISO C code for rapid prototyping, acceleration
 - Real Time Workshop Embedded Coder – Embedded deployment
- Links
 - Altium TASKING
 - Analog Devices VisualDSP++
 - Green Hills MULTI
 - TI Code Composer Studio
- Targets
 - TI C6000 DSP
 - TI C2000 DSP
 - Infineon C166 Microcontrollers
 - Freescale MPC5xx Microcontrollers



23


Code Gen: FPGA Hardware



- Code Generation
 - Simulink HDL Coder – FPGA and ASIC deployment using VHDL and Verilog
 - Filter Design HDL Coder – Filter implementation from MATLAB
- Links
 - Mentor ModelSim/Questa
 - Cadence VCS/Incisive
 - Synopsys Discovery
- Targets
 - Altera DSPBuilder
 - Xilinx SystemGenerator
 - More...




Let's take Lane Departure to an FPGA ...



24

Code Gen: FPGA Hardware



25

Design Space Exploration for HDL



NEED:


- **Speed**
How fast can this design run?
- **Area**
Can I use a smaller chip?
- **Power**
Can I target a mobile device?

SOLUTION:

Code Generation Control Files

Controls implementation used to generate code for blocks / components

- **Locally:** for an individual block
- **Globally:** for all blocks of a given type
- **Hierarchically:** scope within a model



26

Example Control File

Implementation
with Automatic
Code Generation

Textual interface

Initialize control file
constraint object

CSD multiplier
"GainCSD"

Factored-CSD multiplier
"GainFCSD"

```

1 function c = ldwsControlFile
2 % Control file for HDL Code Generation
3
4
5 c = hdlnewcontrol(mfilename); % new constraint object
6 c.set('TargetLang','VHDL'); % select VHDL code gen
7
8 % Generate code only for this subsystem:
9 c.generateHDLFor('ldws/LaneDetection'); % select subsystem
10
11 % Every gain block should use a "CSD" implementation
12 c.forEach('ldws/LaneDetection/*',...
13 'built-in/Gain', {},...
14 'hdldefaults.GainCSDHDLemission');
15
16 % Except gain blocks corresponding to low clock rates
17 % For those we use "Factored CSD" (shorter delay paths)
18 c.forEach('ldws/LaneDetection/Gain4',...
19 'ldws/LaneDetection/Gain5',...
20 'ldws/LaneDetection/Gain12',...
21 'ldws/LaneDetection/Gain13',...
22 'built-in/Gain', {},...
23 'hdldefaults.GainFCSDHDLemission');

```

27

Synthesis: Edge Detection

Implementation
with Automatic
Code Generation

Device utilization summary:



Selected Device : 4vsx25ff668-12

Number of Slices:	1105 out of 10240	10%
Number of Slice Flip Flops:	1903 out of 20480	9%
Number of 4 input LUTs:	156 out of 20480	0%
Number of IOs:	14	
Number of bonded IOBs:	14 out of 320	4%
Number of GCLKs:	1 out of 32	3%

Design statistics:

Minimum period: 4.106ns (Maximum frequency: 243.546MHz)
 Minimum input required time before clock: 3.883ns
 Maximum output delay after clock: 7.323ns

XILINX
VIRTEX-4 SX



28

Insight on Implementation Choices

1. Design Languages
2. Model Elaboration
3. **Design Constraints**
- 4.
- 5.

Block Dialogs

Example block-level controls:

- Time- vs. Frequency domain algorithm options
- Table-lookup vs. on-line internal computations

Code Gen Options

- Memory Layout
- Interfaces & Naming
- Clocking & Reset
- Pipelining Control
- Assertion Levels

HDL Control Files

Specify concrete implementations

- For individual algorithms
- Across all similar algorithms

Re-simulate with constraints



- Bit-true, cycle-accurate
- Automatic model creation

29

MBD: Continuous Test and Verification


Test and Verification

- Simulation, Test-benching
- SIL/PIL/HIL, Co-simulation




30

Design Advisors for HDL




GUI-driven Advice and Assistance

- Compatibility Checker
 - Identify unsupported semantics
 - Optimize for design goals
- Test-bench Generation
 - VHDL, Verilog, script file generation



31

Co-simulation of Generated Code




Link for ModelSim

```

117 y_filter => y_directional_out1 -- ufix11
118 );
119 s <= signed(filter_input);
120
121 Delay2_process : PROCESS (clk,
122 BEGIN
123 IF reset = '1' THEN
124 Delay2_out1 <= (OTHERS => '0')
125 ELSIF clk'event AND clk = '1' THEN
126 IF enb = '1' THEN
127 Delay2_out1 <= s;
128 END IF;
129 END PROCESS Delay2_process;
130
131 s_1 <= std_logic_vector(Delay2_out1);
132
133
134

```

HDL code executing on
ModelSim simulator




32

Making Full Use Of The System Model

- Promotes parallelism in design and verification tasks
- Accelerates system level verification




Verify Interfaces



33

Verification of Synthesized Hardware


- Verify implementation using Hardware-In-the-Loop (Third-Party Integration)



34

Insight on Implementation Choices

1. Design Languages
2. Model Elaboration
3. Design Constraints
4. Verification Links
5. Advisory Tools



35

Insight on Implementation Choices

1. Design Languages
2. Model Elaboration
3. Design Constraints
4. Verification Links
5. Advisory Tools

Conclusions?


- No single "silver bullet" to support modern workflow
 - Need a well-devised arsenal
- Well-defined and executable semantics are required
- Need integrated simulation, code generation, verification
- Multi-language support seems essential
 - Domain-specific, and combined textual & graphical



36

Trends in Model-Based Design

- Unifying multiple engineering groups
 - One design environment
 - Multi-domain simulation (analog, digital, physical, ...)
 - Multi-platform designs
 - Embedding MATLAB within Simulink and Stateflow
- Connecting stages of development
 - Design – Implementation – Verification
 - Coder products: C and HDL generation
 - Link products: Verification and Validation
- Harnessing high-performance computing
 - Distributed computing tools for MATLAB and Simulink
 - Acceleration from multi-core simulation



37

Questions?

**Accelerating the pace of discovery,
innovation, development, and learning
in engineering and science.**



38