


**ArchExplorer.org:**  
**Leveraging Modular Simulation to**  
**Automate Design-Space Exploration**

VEERLE DESMET   SYLVAIN GIRBAL   OLIVIER TEMAM  
*Chent University*   *INRIA & Thales TRT*   *INRIA*  
*Belgium*   *France*   *France*


**Is there a complexity tipping point ?**

- Trend towards greater complexity
- Intuition and experience still best design drivers ?




## An example

[MICRO 2004, Gracia-Pérez et al]




3

## Why is systematic comparison not (yet) common practice?




4

# Why is systematic comparison not (yet) common practice?




5

## ArchExplorer



6

## Step 1: Hardware compatibility



7



## Step 2: Software compatibility

### ISOLATE YOUR HARDWARE BLOCK

Centralized control vs. distributed control

### WRAPPING IN SYSTEM-C + UNISIM


Models of computation



8

## Step 3: Parameter ranges

Self-Configuration and parameters validity



**Min, max, range**  
**Power-of-2**  
**Positive**  
**Complex relations**


```

Associativity 1 2 4 8
CacheLines 64 256 1024 4096
LineSize 32 64
...

```


9

## ArchExplorer



10

# Accurate comparison needs compiler tuning as well




### Best Compiler Flags

```


-O1 -falign-jumps=36 -fschedule-insns2
-fsingle-precision-constant
-O3 -falign-functions=56 -falign-jumps=51
-O1 -fno-vcxists -fno-vec-rra
-O1 -fno-vec-rra -falign-loops=34 -fsched-
stalled-insns=62 -falign-loops=63
-O1 -fno-vec-rra -fno-vec-rra -fschedule-
insns2
-O1 -fno-vec-rra -fno-vec-rra -fschedule-
insns2
-O1 -falign-functions=37 -falign-jumps=8
-falign-loops=40
-O1 -falign-functions=30 -falign-loops=60 -
fremove
-O1 -fsched-stalled-insns-dups=5 -fssa-in
-fssa-in -fsched-stalled-insns-dups=5
-O3 -fsched-stalled-insns-dups=54 -falign-
loops=47
-O3 -fsched-stalled-insns-dups=5 -fno-free-irs

```

# Accurate comparison needs compiler tuning as well



## Fast evaluation




- Fast evaluation of one design point (fast simulation, e.g., sampling)
- Fast selection of design points (e.g., genetic algorithms; see MULTICUBE project also) [\\_\\_\\_\\_\\_](#)

## Case study

### Architecture

PowerPC 405  
memory  
sub-system



Module repository:

- Victim Cache
- Timekeeping Victim cache
- Stride Prefetcher
- Content-Directed Prefetcher
- Stride + Content Directed Prefetcher
- Tag Prefetcher
- Global History Prefetcher
- Skewed associative cache

### Compiler


```

-O1 -falign-jumps=8 -fschedule-insns2
-fsingle-precision-constant
-O3 -falign-functions=8 -falign-jumps=81
-O1 -fno-ivopts -fno-tree-fre
-O0 -fsched-stalled-insns-deps=4 -fsched-
insns2
-O1 -fno-erun-cse-after-loop -fschedule-
insns2
-O1 -fno-erun-cse-after-loop -fschedule-
insns2
-falign-functions=37 -falign-jumps=8
-falign-deps=60
-O1 -falign-functions=30 -falign-loops=60 -
fregmove
-O1 -fsched-stalled-insns-deps=5 -fgcse-lm
-align-functions=free-pr
-O1 -fno-erun-cse-after-loop -fsched-
insns2
-O3 -fsched-stalled-insns-deps=5 -fno-tree-fre

```




## Best memory sub-system per area



- CONCLUSIONS:
1. Contrast to Gracia-Pérez et al. [MICRO 2004]
  2. No clear winner
  3. Close to tuned parametric cache



17

## Speedup and energy improvement



18

## Exploration scalability



- Permanently ranks all designs
- per area bucket
- speedup or power
- assigning higher probability to better points
- Picking point w.r.t distribution
- Mutations+crossover
- Natural selection

Check out this website:

[ARCHEXPLOERER.ORG](https://www.archexplorer.org)

Ranking of available cache mechanisms

Only top points, i.e. points that are above the performance envelope of the previous generation, are shown. The performance envelope column title

Age in hours


Rank	Age in hours	Final Score (PowerPC603)	Final Score (PowerPC603)
Top Performer	1,209	1,329	0,046
Second	1,214	1,329	0,046
Third	6,508	1,327	0,046
Fourth	14,629	1,327	0,146
Fifth	2,491	1,326	0,372

permanently updated

all design points

21

## Next step: explorable customization



- Customization “on-demand”
- Automatically generate & aggregate accelerators

*Reconciling Specialization and Flexibility with Compound Circuits*, S. Yehia, H. Berry, S. Girbal, O. Ternan, HPCA 2009, Raleigh, North Carolina

## Conclusions & future work

- ArchExplorer.org
  - Facilitates fair quantitative comparison of research ideas
    - repository
    - automatic, joint compiler/hardware design space exploration
- **Permanent open competition(s)**
  - Data Prefetching Competition (DPC)
- **Future work:**
  - more micro-architecture exploration
  - more system-level exploration
  - explorable customization