

Track Reconstruction Algorithms for High Energy Physics on Many-Core Systems



© U. Kebischull

Kirchhoff Institute for Physics
Computer Engineering in Physics (TIP)
University Heidelberg, Germany
Phone: +49 6221 54 9800
Fax: +49 6221 54 9809
Email: udo@kebschull.org
WWW: www.ti.uni-hd.de

24. April 2009

1

Computer Engineering / TI

Agenda

- High Energy Physics Experiments
 - ALICE Experiment @ CERN
 - CBM @ FAIR/GSI
- Tracking Algorithms
 - Track Finding: Cellular Automaton
 - Track Fitting: Kalman Filter
- Multi- and Many- Core Architectures
- Results
- Conclusions


High Energy Physics Experiments

3

Computer Engineering / TI

© U. Kebschull

Large Hadron Collider at CERN



4

Computer Engineering / TI

© U. Kebschull

Let's go backwards to the Big Bang



- Why ?

- Observe the strong interaction in action
- How do elementary particles interact?
- How did the interaction give rise to the composite particles which constitute the universe?

© U. Kebschull

5


The ALICE Experiment



© U. Kebschull

6


CBM Experiment @ FAIR/GSI, Darmstadt



© U. Kebschull

7


CBM Data Flow: Online Processing



© U. Kebschull

8

CBM Data Flow: Offline Processing




© U. Kebschull

Computer Engineering / TI
9

Tracking Algorithms

From Raw Data to Tracks


Track Re-assembly (Transition Radiation Detector)



© U. Kebschull

11 Computer Engineering / TI


ALICE Online Event Display



© U. Kebschull

12 Computer Engineering / TI


CBM: Simulated Tracks



© U. Kebschull
Computer Engineering / TI
13

Strip Sensors


How to detect particles



Front side
Back side

© U. Kebschull
Computer Engineering / TI
14

Strip Sensor





Sensor Dimension
Size 6x6 cm
Pitch 58µm, 1024 lines

© U. Kebschull

15

STS Detector





© U. Kebschull

Computer Engineering / TI

16

[J. M. Heuser, GSI]

Track Finding Basic Principle





17

Computer Engineering / TI

© U. Kebschull

Track Finding




18

Computer Engineering / TI

© U. Kebschull

Track Finding




Track finding problem:
How to separate valid from ghost hits?


© U. Kebschull

19

Track Finding



Track finding challenge:
• Find corresponding hits on adjacent layers
• Time information




© U. Kebschull

Computer Engineering / TI

20



Track Finding Algorithm



© U. Kebschull

21

Kalman Filter for Track Fit





© U. Kebschull

Computer Engineering / TI

22


Kalman Filter for Track Fit



© II Kochschull

Computer Engineering / T 23

Kalman Filter for Track Fit




© II Kehschi

Computer Engineering / TI


Multi- and Many-Core Architectures

Multi- / Many-Core HPC

- High performance computing (HPC)
 - Highest clock rate is reached
 - Performance/power optimization
 - Heterogeneous systems of many (>8) cores
 - Similar programming languages (OpenCL, Ct and CUDA)
 - We need a uniform approach to all CPU/GPU families



Cores and Threads



© U. Kebschull

Computer Engineering / TI

27


SIMD Width



© U. Kebschull

Computer Engineering / TI

28



Scalar double precision (64 bits)

D

Vector (SIMD) double precision (128 bits)

D1 D2

Vector (SIMD) single precision (128 bits)

S1 S2 S3 S4 S5 S6 S7 S8

Intel AVX (2010) vector single precision (256 bits)

S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15 S16

Intel LRB (2010) vector single precision (512 bits)



S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15 S16

© U. Kebschull

Computer Engineering / TI

28

Intel Polaris: 80 Cores



3.16 GHz, 0.95 Volt, 62 Watt -> 1.01 Tflops

© U. Kebschull

29

NVIDIA GeForce GTX 280



- **NVIDIA GT200**
GeForce GTX 280 1024MB.
- 933 GFlops single precision (240 FPs).
- 236 Watts
- finally double precision support, but only ~ 90 GFlops
(8 core Xeon ~80 Gflops).
- Currently under investigation:
 - Tracking
 - Linpack
 - Image Processing



CUDA (Compute Unified Device Architecture)


Sebastian Kalcher

© U. Kebschull

Computer Engineering / TI


30

General Purpose Graphic Processing Units vs. CPU



© U. Kebschull Computer Engineering / TI 31

CPU/GPU Programming Frameworks




- **Cg, OpenGL Shading Language, Direct X**
 - Designed to write shaders
 - Require problem to be expressed graphically
- **AMD Brook**
 - Pure stream computing
 - No hardware specific
- **AMD CAL (Compute Abstraction Layer)**
 - Generic usage of hardware on assembler level
- **NVIDIA CUDA (Compute Unified Device Architecture)**
 - Defines hardware platform
 - Generic programming
 - Extension to the C language
 - Explicit memory management
 - Programming on thread level
- **Intel Ct (C for throughput)**
 - Extension to the C language
 - Intel CPU/GPU specific
 - SIMD exploitation for automatic parallelism
- **OpenCL (Open Computing Language)**
 - Open standard for generic programming
 - Extension to the C language
 - Supposed to work on any hardware
 - Usage of specific hardware capabilities by extensions

© U. Kebschull

Computer Engineering / TI

32

Intel Larrabee: 32 Cores



Larrabee will differ from other discrete GPUs currently on the market such as the GeForce 200 Series and the Radeon 4000 series in three major ways:

- use the x86 instruction set with Larrabee-specific extensions;
- feature cache coherency across all its cores;
- include very little specialized graphics hardware.


The x86 processor cores in Larrabee will be different in several ways from the cores in current Intel CPUs such as the Core 2 Duo:

- LRB's x86 cores will be based on the much simpler Pentium design;
- each core contains a 512-bit vector processing unit, able to process 16 single precision floating point numbers at a time;
- LRB includes one fixed-function graphics hardware unit;
- LRB has a 1024-bit (512-bit each way) ring bus for communication between cores and to memory;
- LRB includes explicit cache control instructions;
- each core supports 4-way simultaneous multithreading, with 4 copies of each processor register.

© U. Kebschull

33

CELL Architecture



© U. Kebschull

Computer Engineering / TI

34

CELL Facts


- Power Processor Element
 - General Purpose 64-bit RISC (PPC AS 2.0)
 - 2-Way Hardware Multithread
 - L1: Inst 32 KB, Data 32 KB
 - L2: 512 KB
 - Coherent Load/Store
 - 3.2 GHz
- External Interconnects:
 - 25.6 GB/s memory interface
 - 2 configurable I/O interfaces
 - Coherent Interface (SMP)
 - Standard I/O (I/O & graphics)
 - Total bandwidth
 - 35 GB/s out
 - 25 GB/s in
 - Memory management and Mapping
 - SPE local store aliased into PPE system memory
 - MFC/MMU controls DMA access
 - Hardware or software TLB management
 - SPE DMA access protected by MMU
- Synergistic Processor Elements (SPE):
 - 8 per chip
 - 128 bit wide SIMD units
 - Integer and floating point (single precision)
 - 256 KB local store
 - Up to 25.8 GF/s per SPE
 - 200 GF/s total
- Internal Interconnect
 - Coherent ring structure
 - 300+ GB/s total internal bandwidth
 - DMA control to/from SPEs supports > 100 outstanding memory requests



35

Enhanced Cell with Double Precision

Cell Broadband Engine™ Architecture Technology Competitive Roadmap



36

Porting Algorithms to CELL



Approach:

- Universality (any multi-core architecture)
- Vectorization (SIMDization)
- Run SPEs independently (one collision per SPE)

Use headers to overload +, -, *, / operators --> the source code is unchanged !


Data Types:

- Scalar double
- Scalar float
- Pseudo-vector (array)
- Vector (4 float)



Platform:

1. Linux Virtual machine: ✓ Red Hat (Fedora Core 4) ✓ Altivec
2. Cell Simulator: PPE SPE
3. Cell Blade Specialized SIMD



© U. Kebschull

37


Approximation of Magnetic Field

Problem:


- Full reconstruction must work within 256 kB of the Local Store.
- The magnetic field map is too large for that (70 MB).
- A position (x,y), to which the track is propagated, is unknown in advance.
- Therefore, access to the magnetic field map is a blocking process.

Solution:


1. Use a polynomial approximation (4-th order) of the field in XY planes of the stations.
2. Assuming a parabolic behavior of the field between stations calculate the magnetic field along the track based on 3 consecutive measurements.



P₄ Approximation



Difference



© U. Kebschull

Computer Engineering / TI



38

Results

© U. Kebschull

39

Track Finder: Single Core CPU




© U. Kebschull

Computer Engineering / TI

40


CPU vs. GPU Performance



Kalman Filter Track Fit on Intel Xeon, AMD Opteron and Cell


Stage	Description	Time/track	Speedup
1	Initial scalar version	12 ms	—
2	Approximation of the magnetic field	240 μ s	50
3	Optimization of the algorithm	7.2 μ s	35
4	Vectorization	1.6 μ s	4.5
5	Porting to SPE	1.1 μ s	1.5
	Parallelization on 16 SPEs	0.1 μ s	10
	Final SIMDized version	0.1 μ s	120000

- 2 Intel Xeon Processors with Hyper-Threading enabled and 512 kB cache at 2.66 GHz;
 - 2 Dual Core AMD Opteron Processors with 256 kB cache at 1.8 GHz;
 - 2 Cell Broadband Engine Processors with 256 kB local store at 2.45 GHz.



http://openlab-mu-internal.web.cern.ch/openlab-mu-internal/06_openlab-II_Platform_Competence_Centre/Optimization/Ben

Kalman Filter Track Fit on Intel Xeon, AMD Opteron and Cell



© U. Kebschull

43

lxg1411@GSI
eh102@KIP
blade11bc4 @IBM

Computer Engineering / TI

Kalman Filter for NVIDIA with CUDA

- Compute intensive single precision algorithm
- Algorithmic code is common with I. Kisel's SSE and Cell implementation using only different operator overloading and setup coding.
- Performance:
 - Core CPU (SSE): ~.735 us / Track / Core
 - Nvidia GTX 280: ~.305 us / Track including PCIe Transfer
 - ~.072 us / Track if data already on device
- Utilised Bandwidth:
 - ~2.53 GB/s over PCIe (Gen1) which is ~ 79% of one way peak
 - ~24 GB/s on Device
- Speed is still memory bound
- Used Optimizations: pinned host memory to allow DMA (~50% boost), memory access coalescing using explicit on chip cache (~50% boost for device code), used bools instead of bitmasks to ease optimization for compiler

© U. Kebschull


Computer Engineering / TI

44

Some Lessons We Learned

- Optimization of Algorithms has a huge potential
 - A factor of 100 – 10,000 can be achieved on a single core machine only by rewriting and optimizing the algorithm
 - Don't rely on caches
 - Main memory accesses are incredibly slow
 - New architectures need to address fast read and write operations
 - Remember Amdahl's law

Conclusion



• Think parallel ☺ !

- Parallelizable algorithms
- Use SIMD units in the nearest future (many-cores, TF/s, ...)
- Use single-precision floating point if possible
- In critical parts use double precision if necessary
- Avoid accessing main memory, no maps, no look-up-tables
- New parallel languages appear: OpenCL, Ct, CUDA, ...
- Keep portability of the code (Intel, AMD, Cell, GPGPU, ...)
- Try the auto-vectorization option of the compilers