


Analog Computing

Triangle



MSDL

Modelling, Simulation and Design Lab

Modelling, Simulation and Design Lab

Introduction






Analog Computers

- Use continuous physical quantities to represent and manipulate data
- More powerful and efficient for certain types of problems
- More sensitive to noise and disturbances
- Difficult to design and build
- Examples: human brain, biological systems, medical imaging

Digital Computers

- Use discrete binary values to represent and manipulate data
- More versatile and flexible
- Less sensitive to noise and disturbances
- Easier to design and build
- Examples: personal computers, smartphones, servers



Hardware in The Loop simulation



HiL simulation is a technique that uses a real-time simulator to test control strategies for embedded systems. The simulator replaces the physical system, so that the control strategy can be tested in a safe and controlled environment.

Mathematical model

Analog Computer for Hardware-in-the-Loop (HiL) Simulation



From dspace

Digital HiL systems are expensive and power-hungry.

Analog: low power simulation, even of non-linear models.



Analog Computing: Then and Now

1. Analog computers did not use numerical analysis.
2. Traditional analog computers were used to solve specific problems, not general ones.
3. Analog computers required a lot of manual work to find solutions.
4. Analog computation started with no real way to organize calculations.
5. Modern analog computation started in the 1980s, at the same time as neuromorphic computing
6. The lack of a computational framework
7. Without configurable and programmable systems, analog computing discussions are mostly theoretical.




Traditional Analog vs FPAA

Feature	Traditional Analog Circuit	FPAA-based Circuit
Type	Fixed	Programmable
Components	Individual	Integrated circuit
Design	Simple	Complex
Applications	Simple	Complex
Cost	Low	High
Power consumption	Low	High
Speed (Propagation Delay)	Low	High




Field Programmable Analog Array (FPAA)


- Anadigm



- Hasler



Concept of Switched Capacitor



At position 1 the charge on C at steady state is $q_1 = CV_1$
 At position 2 the charge on C at steady state is $q_2 = CV_2$
 Assuming $V_1 > V_2$, the charge Δq transferred is

$$\Delta q = q_1 - q_2 = C(V_1 - V_2)$$

The current flowing will be on average

$$i(t) = \frac{\delta q(t)}{\delta t} = \lim_{\Delta T_c \rightarrow 0} \frac{\Delta q}{\Delta T_c} \cong \frac{C(V_1 - V_2)}{T_c} \tag{1}$$


Consider now a resistance of value R connected to the same two sources V_1 & V_2 . Then

$$i_R(t) = \frac{(V_1 - V_2)}{R} \tag{2}$$


Equating (1) and (2) yields $R = \frac{T_c}{C} = \frac{1}{f_c C}$

- ϕ_1, ϕ_2 is a two phase nonoverlapping clock



FPAA Structure





- Flexibility: The array of analog components can be reconfigured to perform different functions.
- Speed: The digital processor can be used to perform DSP operations on the signals that are processed by the array.
- Power efficiency: The analog components can be designed to consume less power than digital components.




(a)






- ❖ Develop a compiler to automatically synthesize the connection topology of the analog electronic components in the FPAA.
- ❖ Study the trade-offs between numerical accuracy, real-time performance, and energy consumption.

Triangle




Basics



$$V_o = A + V_i$$


- $v_o = (-R_f/R_{in})v_{in} + (-R_f/R_a)VA$
- Solution for R_f : $[R_a \cdot R_{in} \cdot (-A - V_i) / (A \cdot R_{in} + R_a \cdot V_i)]$
- Solution for R_{in} : $[-R_a \cdot R_f \cdot V_i / (A \cdot R_a + A \cdot R_f + R_a \cdot V_i)]$
- Solution for R_a : $[-A \cdot R_f \cdot R_{in} / (A \cdot R_{in} + R_f \cdot V_i + R_{in} \cdot V_i)]$



Design Consideration

- Voltage Limits V_{CC} , V_{EE} $-V_{EE} < V_o < V_{CC}$
- Slew Rate : The maximum rate of changes of the output of an opamp is known as the slew rate (in units of V/s)
- Bandwidth: $f_{\text{signal}} < \text{bandwidth}$
- Boundary for Resistors
- Offset:
 $V_{o_real} = V_{\text{offset}} + V_{\text{out}}$

$$S_0 = \left. \frac{dv_o}{dt} \right|_{\text{max}}$$




Slew rate example

- Consider an inverting amplifier, gain=10, built using an opamp with a slew rate of $S_0=1\text{V}/\mu\text{s}$.
- Input a sinusoid with an amplitude of $V_i=1\text{V}$ and a frequency, ω .

$$v_i = V_i \cos(\omega t) \rightarrow v_o = -AV_i \cos(\omega t)$$

$$\frac{dv_o}{dt} = AV_i \omega \sin(\omega t) \rightarrow \left. \frac{dv_o}{dt} \right|_{\max} = AV_i \omega \leq S_0$$


$$\left. \frac{dv_o}{dt} \right|_{\max} = 10\omega \leq 10^6 \Rightarrow \omega \leq 10^5$$



- For a sinusoid, the slew rate limit is of the form $AV_i\omega < S_0$.
- We can therefore avoid this non-linear behaviour by
 - decreasing the frequency (ω)
 - lowering the Amplifier gain (A)
 - lower the input signal amplitude (V_i)
- Typical values: 741C: $0.5\text{V}/\mu\text{s}$, LF356: $50\text{V}/\mu\text{s}$, LH0063C: $6000\text{V}/\mu\text{s}$,

TL074

- High slew rate: 20 V/ μ s (TL07xH, typ)
 - Low offset voltage: 1 mV (TL07xH, typ)
 - Low offset voltage drift: 2 μ V/ $^{\circ}$ C
 - Low power consumption: 940 μ A/ch (TL07xH, typ)
 - Wide common-mode and differential voltage ranges
 - Low input bias and offset currents
 - Low noise: $V_n = 18$ nV/ $\sqrt{\text{Hz}}$
 - Output short-circuit protection
 - Low total harmonic distortion: 0.003% (typ)
-
- Wide supply voltage: ± 2.25 V to ± 20 V, 4.5 V to 40 V



Find Circuit Parameters

```
summnum.py

Vo = 5
Vi = 2
A = 1
V_offset = 1e-3 # 1mV offset
f_signal = 1e3 # input frequency in Hz

Rf, Rin, Ra = x

return -(Rf/Rin) * Vi - (Rf/Ra) * A + V_offset - Vo

Vcc = 10
Vee = -10

slew_rate = 20e-6 # 20 V/μs in V/s

bandwidth = 3e6 # 3 MHz in Hz

# Output voltage constraint

def constraint1(x):
    return Vcc - equation1(x) # Vo < Vcc so Vcc - Vo >= 0

def constraint2(x):
    return equation1(x) - Vee # Vo > -Vee so Vo + Vee >= 0

# Slew rate constraint
def constraint3(x):
    Rf, Rin, Ra = x
    max_dVo_dt = abs((Rf/Rin) * max_dvi_dt)
    return slew_rate - max_dVo_dt # >= 0

# Frequency constraint
def constraint4(x):
    Rf, Rin, Ra = x
    f_signal = 1e3 # 1 kHz
    return bandwidth - f_signal # bandwidth > f_signal

# Initial guesses for Rf, Rin, Ra
initial_guess = [1000, 1000, 1000]

# Bounds for Rf, Rin, Ra
bnds = [(100, 10000), (50, 10000), (50, 10000)]

# Constraint dictionary
con1 = {'type': 'ineq', 'fun': constraint1}
con2 = {'type': 'ineq', 'fun': constraint2}
con3 = {'type': 'ineq', 'fun': constraint3}

cons = [con1, con2, con3]

# Run the optimizer
solution = minimize(objective, initial_guess, bounds=bnds,
                    constraints=cons)

# Extract the solution
Rf, Rin, Ra = solution.x


print("Solution")scipy?
print("Rf:", Rf)
print("Rin:", Rin)
print("Ra:", Ra)
```

```
NO solution found.

C:\Simulation_Python_FW0>python summnum.py
Solution
Rf: 100.0
Rin: 10000.0
Ra: 1000.0


C:\Simulation_Python_FW0>
```

Simulation Result



$$v_o = (-R_f/R_{in})v_{in} + (-R_f/R_a)V_A$$
$$= -0.01 * 2 \sin t - 0.1$$


Mathematic Result



△ M vs S:

RMSE=4.6e-4

$$RMSE = \sqrt{\frac{1}{N} \sum_{i=1}^N (V_{omatlab,i} - V_{ongspice,i})^2}$$




Under study

- $V_o = A \times V_i$
 - $V_o = -A \times V_i$
 - $V_o = A \times V_{1i} + B \times V_{2i}$
 - $V_o = A + B \times V_{1i} \times V_{2i}$
 - $V_o = A + B \times \frac{V_{1i}}{V_{2i}}$
 - $V_o = A + B \times \frac{dV_i}{dt}$
- $V_i(0) = C$

$$d^2x/dt^2 = -x(t), \quad x(0) = 0, \quad dx/dt(0) = 1$$

- $v_1(t) = x(t), \quad dv_1(t)/dt = dx/dt$
- $v_2(t) = dx/dt, \quad dv_2(t)/dt = d^2x/dt^2 = -x(t) = -v_1(t)$
- Considering 1 stage for 1 derivative:
- $v_{out}(t) = -1/RC \int v_{in}(t) dt$
- $v_2(t) = 1/R_1 C_1 \int v_1(t) dt$
- $v_1(t) = 1/R_2 C_2 \int v_2(t) dt$



Design Consideration

Frequency Response:

Cutoff frequency of an integrator: $f_c = 1/2\pi RC$

Op-Amp Limitations:

Slew Rate

Input Bias Current: Op-amps have a small DC current flowing into their inputs. very large resistances create a significant voltage drop .

Noise: High resistor values leads to more thermal noise

Capacitors leads to dielectric noise (compared with thermal noise not a concern)

Physical Size and Cost:


Larger capacitor values leads to larger sizes and more expensive.

$$f_{max} = SR/2\pi v = 20/2.\pi.2 = 1.5 \text{ MHz}$$

Assumption: $f = 10\text{Hz}$


$R = 100 \text{ kohm}$ $C = 1/2\pi R f_c = 0.159\mu\text{F}$ ($C = 150\text{nf}$ is a standard value)

Simulation Result



RMSE=0.0067

Mathematic Result



POWER MINION IN X Y Z U TR MASTER OUT

COEFF **INTEGRATORS** **SUMMERS** **INVERTERS**

-1 / +1 **MULTIPLIERS** **COMPARATORS** **XIR**

CAPACITORS **DIODES** **Z-DIODES** **OUT**

THE ANALOG THING

ANALOG PARADIGM




COEFF 1 COEFF 2 COEFF 3 COEFF 4
COEFF 5 COEFF 6 COEFF 7 COEFF 8

COEFFICIENT OP-TIME MODE


OP IC OL

Summation-Subtraction

THAT board:



$$V_o = av_1 + bv_2 - cv_3 - dv_4$$



$$V_8 = \frac{R_7 R_3}{R_4 R_1} V_1 + \frac{R_7 R_3}{R_4 R_2} V_2 - \frac{R_7}{R_5} V_3 - \frac{R_7 U_4}{R_6}$$

$$V_8 = a V_1 + b V_2 - c V_3 - d U_4$$

$$a=1, b=0.25, c=10, d=5$$

$$\frac{R_7 R_3}{R_4 R_1} = a \rightarrow R_1 = \frac{R_3 R_7}{a R_4} \rightarrow \frac{R_1}{R_2} = \frac{b}{a}$$

$$\frac{R_7 R_3}{R_4 R_2} = b \rightarrow R_2 = \frac{R_3 R_7}{b R_4}$$

$$\frac{R_7}{R_5} = c \rightarrow R_5 = \frac{R_7}{c}$$

$$\frac{R_7}{R_6} = d \rightarrow R_6 = \frac{R_7}{d}$$

if assume: $R_7 = 10k \rightarrow R_5 = 1k, R_6 = 2k$

$$\frac{R_1}{R_2} = 0.25$$

if $R_1 = 10k \rightarrow R_2 = 40k, R_3 = \frac{a R_4 R_1}{R_7} = 10k$

if $R_4 = 10k$

Scaling Circuit

```
x1 1 2 3 4 5 TL074
R1 2 5 50k
R2 2 w 50k
Apot1 6 w 0 potmod1
vcc 3 0 5v
vdd 4 0 -5v
vin1 6 0 dc 0 sin(0 0.2 500hz)
vin2 7 0 dc 0 sin(0 0.166 500hz)
v+ 1 0 0
R3 2 z 50k
Apot2 7 z 0 potmod2
.model potmod1 potentiometer(position=0.1325 r=1k log=FALSE log_multiplier=1)
*Position: 0.5*5/8
.model potmod2 potentiometer(position=0.1875 r=1k log=FALSE log_multiplier=1)
*Position: 0.5*3/8
```

$$V_{in1} = 0.2V * \sin(2\pi ft)$$

$$V_{in2} = 0.166V * \sin(2\pi ft)$$

Potentiometer1 position = 0.1325 (V_{in1} is scaled by this factor)

Potentiometer2 position = 0.1875 (V_{in2} is scaled by this factor)

The operational amplifier (TL074) is configured in an inverting mode.
 $t = 0.5ms$.

$$V_{in1}(t) = 0.2V * \sin(2\pi 500Hz * 0.0005s) = 0.2V \quad V_{in2}(t) = 0.166V * \sin(2\pi 500Hz * 0.0005s) = 0.166V$$

$$V_{w1} = V_{in1} * \text{potentiometer1_position} = 0.2V * 0.1325 = 0.0265V$$

$$V_{w2} = V_{in2} * \text{potentiometer2_position} = 0.166V * 0.1875 = 0.031125V$$

$$V(5) = - (V_{w1} + V_{w2}) = - (0.0265V + 0.031125V) = -0.057625V \text{ or } -57.625mV$$

Multiplication with constant

$$V_{in} = 1V * \sin(2 * \pi * 500Hz * 0.0005s) = 1v$$

$$A = 1 + (R1 / R2)$$

$$A = 1 + (50k\Omega / 50k\Omega) = 2$$

$$V(5) = A * V_{in} * 0.35 \quad 0.35 \text{ is the position of potentiometer}$$

$$V(5) = 2 * 0.35V = 0.7V$$

$$V(5) = 0.6632 \text{ ,}$$

$$\text{Percent error} = (|0.7V - 0.6632V| / 0.7V) * 100\%$$

$$\text{Percent error} \approx 5.26\%$$

