



# Verifying SysML/UML (Behavioural) Diagrams

Lucas Lima

MSDL Summer workshop

01 September 2023

# (Concurrent) System complexity concerns



# Motivation


## IN(SEMI)FORMAL MODELS

- Easy to learn and to create models
- Facilitates communication
- Property verification is limited and (usually) human-dependant




## FORMAL MODELS

- Difficult to learn and manipulate
- Properties can be soundly verified
- Usually, supported by tools



CSP<sub>M</sub> MSDL

# Formal Methods




<http://www.formal-methods.net/intro/>


Mathematical  
approaches to  
software and system  
development which  
support the rigorous  
specification, design  
and verification of  
computer systems.

# Model checking !!!


Program model



Property to be verified!



# Proposal



# Formal Semantic Domain

- **CSP** – Communicating Sequential Process
  - Initially proposed by Tony Hoare in 1978
  - It has been applied in industry as a tool for specifying and verifying the concurrent aspects of systems
  - Influenced the design several languages, like occam, Limbo, RaftLib, Erlang, Go, Crystal, and Clojure's core.async
  - CSP<sub>M</sub> is its machine-readable dialect
  - The *Failures/Divergence Refinement* (FDR) checker is the most well-known CSP tool



# Why CSP?

Expressiveness  
of the language

Compositional  
Operators

Mature model  
checker (FDR)

Established  
refinement  
theory

# CSP at a glance

```
NAT = {0..MAX}
```

```
MAX = 5
```

```
channel put, get: NAT
```

} Types and Values

} Channel declaration

P  
R  
O  
C  
E  
S  
S  
E  
S

```
Buffer(b) = ( length(b) < 5 & put?x -> Buffer(b^<x>) )
```

```
  []
```

```
  ( length(b) > 0 & get!(head(b)) -> Buffer(tail(b)) )
```

} External  
Choice

```
Producer = put!1 -> Producer
```

```
Consumer = get?x -> Consumer
```


```
System = (Buffer(<>) [||put,get||] (Producer ||| Consumer))
```

Interleaving


Synchronized Parallelism

# Verification - FDR

- FDR – Failures-Divergence Refinement
- User interface
  - animation
  - type checking
  - verification of properties like **deadlock**, divergence, **determinism** and refinement
- API
  - **Java**, Python and C++
  - Only works if executed from the FDR installation folder



# Verification - FDR



# Verification - FDR


- Properties are checked using assertions
- Given that `MODEL` is the CSP process translated from an Activity
- Deadlock
  - `assert MODEL : [deadlock free]`
- Determinism
  - `assert MODEL : [deterministic]`
- In case a deadlock or nondeterminism is found, FDR returns a trace of events that leads to the issue

Application 1

# Checking Sequence Diagram Refinement

## Concern

- Stepwise design




# What is a Refinement?

Refine \*


# Refinement Notions

- Strict Increment Refinement - Example

## Abstract Model




## Refined Model




# Refinement Notions

- Weak Increment Refinement - Example


## Abstract Model



## Refined Model




# Overview on the CSP sequence diagram semantics




# Overview on the CSP sequence diagram semantics

beginInteraction →




endInteraction → SKIP

# Tool Support



# Tool Support




- Plug-in of the Astah Modeling Tool
- It requires the FDR3 tool


# Example

- Strict Increment Refinement

## Abstract Model




## Refined Model



# Example


- Strict Increment Refinement




# Example

- Weak Increment Refinement

## Abstract Model



## Refined Model




# Example

- Weak Increment Refinement

Abstract Model

Refined Model



## Application 2

# Verifying Deadlock and Nondeterminism in Activity Diagrams


<https://ieeexplore.ieee.org/document/8904590>

<https://www.sciencedirect.com/science/article/abs/pii/S0167642320301064>

**MSDL**

# Current concerns

## Deadlock



the system can't make any progress, because each process is waiting for communication with others.

It can happen for instance due to competition for resources

remains one of the most common and feared issues in concurrent systems.


# Current concerns

even for the same input, the system can exhibit different behaviors on different runs


Unpredictability

Cannot be tackled with standard verification approaches like testing


Nondeterminism



# Overview on the CSP activity diagram semantics





# Overview on the CSP activity diagram semantics




# Traceability

- Mechanism to show the results in terms of UML/SysML
- Avoid any contact with formalism (CSP)
- Events need to allow traceability
  - Unique Identifiers
  - Table describing mappings
- When a counterexample is returned by FDR:
  - Create a copy of the activity
  - Highlight the path to the problem traversing the trace given by the counterexample

# Traceability




# Activity Property Verifier (APV) Architecture




# APV Architecture

- - Adapters to support different environments/tools
- - Common Activity Interface isolate the formal semantics (CSP Parser)
- - Traceability module maps counterexample trace to activity identifiers
- - FDR Bridge manages communication with FDR





# Tool demonstration



# OpenMBEE Module Overview

Activity identifier +  
MMS API URL +  
Credentials




**FDR4**


Application 3

# Verifying Deadlock and Nondeterminism in State Machines


# Overview on the CSP state machine diagram semantics




# Overview on the CSP state machine diagram semantics





# Overview on the CSP state machine diagram semantics



# Example





# When a counterexample is detected



Use the buttons to navigate the counterexample trace





# When a counterexample is detected



Use the buttons to navigate the counterexample trace



# When a counterexample is detected



Use the buttons to navigate the counterexample trace



Application 4

# Visual Specification of Properties for Robotic Designs

[https://link.springer.com/chapter/10.1007/978-3-030-92137-8\\_3](https://link.springer.com/chapter/10.1007/978-3-030-92137-8_3)


# RoboStar Project



RoboStar\*




UNIVERSITY  
*of York*




RoboTool

# Verifying properties using RoboChart




# Our approach




# DSL to specify properties based on UML activity diagrams

## Activity Nodes





## Events and operations



## Abstraction patterns

...with a formal semantics defined in CSP

# Solar Panel Vacuum Cleaner




# Counterexample as Sequence Diagram

FDR is called in the background

**Property** [T= **RoboChart**

The counterexample is presented as a sequence diagram



## Application 5

# Safe and constructive design with UML components

[https://link.springer.com/chapter/10.1007/978-3-030-03044-5\\_15](https://link.springer.com/chapter/10.1007/978-3-030-03044-5_15)

# Motivation

- Component Based Software Development (CBSD):
  - a widely disseminated paradigm
  - focus on component design and integration
  - modelling and design in UML or other graphical notations
- Existing approaches to verification:
  - typically uses formal notation
  - no traceability to the modelling notation
  - perform a posteriori verification: often costly and infeasible

# BRIC in a nutshell


Ctr = <B,R,I,C>

B : Behaviour (CSP Process)

R: Channel <-> Interface (relationship)

I: Set of interfaces (datatype)

C: Communication channels (channels)








*{ pickup\_l, pickup\_o,  
putsdn\_l, putsdn\_o }*




*{ pickup\_l, pickup\_o,  
putsdn\_l, putsdn\_o }*

# Leveraging BRIC to UML






# Overview



# Contributions

## UML component Model



## Well-formedness conditions

```
context BasicComponentClass
inv qtPortBC :
self.ownedPort->size () >= 1
```


## Formal Semantics

Rule 14. Function Main Process  
 $\text{mainProcess}(c : \text{Component}) : \text{CSPProcess} =$


```
c.name(id
(STM_c.n
||
{setSync(c
memory...

Rule 2. Function bricContract
bricContract(c : AbstractComponent) : BricSignature ==
{
c.name(id),
relation(c),
interface(c),
communicationChannel(c)
}
|c|c
```


## Deadlock Analysis








## Verifications



## Traceability



# Conclusions



# Verifying SysML/UML (Behavioural) Diagrams

Lucas Lima

MSDL Summer workshop

01 September 2023