|
@@ -282,42 +282,42 @@ All_RAM Control2EPN {
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_4 {
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_4 {
|
|
label = "4"
|
|
label = "4"
|
|
}
|
|
}
|
|
- Pre_CTRL2EPN_link (pre_ct_1, pre_ct_3) {
|
|
|
|
|
|
+ Pre_CTRL2EPN_link (pre_ct_0, pre_ct_3) {
|
|
label = "5"
|
|
label = "5"
|
|
}
|
|
}
|
|
- Pre_CTRL2EPN_link (pre_ct_2, pre_ct_4) {
|
|
|
|
|
|
+ Pre_CTRL2EPN_link (pre_ct_1, pre_ct_4) {
|
|
label = "6"
|
|
label = "6"
|
|
}
|
|
}
|
|
|
|
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_7 {
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_7 {
|
|
label = "7"
|
|
label = "7"
|
|
}
|
|
}
|
|
- Pre_Encapsulated_PetriNet/Port pre_ct_8 {
|
|
|
|
- label = "8"
|
|
|
|
- }
|
|
|
|
- Pre_Encapsulated_PetriNet/PortPlace (pre_ct_8, pre_ct_7) {
|
|
|
|
|
|
+ Pre_Encapsulated_PetriNet/Port pre_ct_9 {
|
|
label = "9"
|
|
label = "9"
|
|
}
|
|
}
|
|
|
|
+ Pre_Encapsulated_PetriNet/PortPlace (pre_ct_9, pre_ct_7) {
|
|
|
|
+ label = "8"
|
|
|
|
+ }
|
|
|
|
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_10 {
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_10 {
|
|
label = "10"
|
|
label = "10"
|
|
}
|
|
}
|
|
- Pre_Encapsulated_PetriNet/Port pre_ct_11 {
|
|
|
|
- label = "11"
|
|
|
|
- }
|
|
|
|
- Pre_Encapsulated_PetriNet/PortPlace (pre_ct_11, pre_ct_10) {
|
|
|
|
|
|
+ Pre_Encapsulated_PetriNet/Port pre_ct_12 {
|
|
label = "12"
|
|
label = "12"
|
|
}
|
|
}
|
|
|
|
+ Pre_Encapsulated_PetriNet/PortPlace (pre_ct_12, pre_ct_10) {
|
|
|
|
+ label = "11"
|
|
|
|
+ }
|
|
|
|
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_13 {
|
|
Pre_Encapsulated_PetriNet/Place pre_ct_13 {
|
|
label = "13"
|
|
label = "13"
|
|
}
|
|
}
|
|
- Pre_Encapsulated_PetriNet/Port pre_ct_14 {
|
|
|
|
- label = "14"
|
|
|
|
- }
|
|
|
|
- Pre_Encapsulated_PetriNet/PortPlace (pre_ct_14, pre_ct_13) {
|
|
|
|
|
|
+ Pre_Encapsulated_PetriNet/Port pre_ct_15 {
|
|
label = "15"
|
|
label = "15"
|
|
}
|
|
}
|
|
|
|
+ Pre_Encapsulated_PetriNet/PortPlace (pre_ct_15, pre_ct_13) {
|
|
|
|
+ label = "14"
|
|
|
|
+ }
|
|
|
|
|
|
constraint = $
|
|
constraint = $
|
|
Boolean function constraint (host_model : Element, mapping : Element):
|
|
Boolean function constraint (host_model : Element, mapping : Element):
|
|
@@ -399,32 +399,32 @@ All_RAM Control2EPN {
|
|
Post_Encapsulated_PetriNet/Place post_ct_7 {
|
|
Post_Encapsulated_PetriNet/Place post_ct_7 {
|
|
label = "7"
|
|
label = "7"
|
|
}
|
|
}
|
|
- Post_Encapsulated_PetriNet/Port post_ct_8 {
|
|
|
|
- label = "8"
|
|
|
|
- }
|
|
|
|
- Post_Encapsulated_PetriNet/PortPlace (post_ct_8, post_ct_7) {
|
|
|
|
|
|
+ Post_Encapsulated_PetriNet/Port post_ct_9 {
|
|
label = "9"
|
|
label = "9"
|
|
}
|
|
}
|
|
|
|
+ Post_Encapsulated_PetriNet/PortPlace (post_ct_9, post_ct_7) {
|
|
|
|
+ label = "8"
|
|
|
|
+ }
|
|
|
|
|
|
Post_Encapsulated_PetriNet/Place post_ct_10 {
|
|
Post_Encapsulated_PetriNet/Place post_ct_10 {
|
|
label = "10"
|
|
label = "10"
|
|
}
|
|
}
|
|
- Post_Encapsulated_PetriNet/Port post_ct_11 {
|
|
|
|
- label = "11"
|
|
|
|
- }
|
|
|
|
- Post_Encapsulated_PetriNet/PortPlace (post_ct_11, post_ct_10) {
|
|
|
|
|
|
+ Post_Encapsulated_PetriNet/Port post_ct_12 {
|
|
label = "12"
|
|
label = "12"
|
|
}
|
|
}
|
|
|
|
+ Post_Encapsulated_PetriNet/PortPlace (post_ct_12, post_ct_10) {
|
|
|
|
+ label = "11"
|
|
|
|
+ }
|
|
|
|
|
|
Post_Encapsulated_PetriNet/Place post_ct_13 {
|
|
Post_Encapsulated_PetriNet/Place post_ct_13 {
|
|
label = "13"
|
|
label = "13"
|
|
}
|
|
}
|
|
- Post_Encapsulated_PetriNet/Port post_ct_14 {
|
|
|
|
- label = "14"
|
|
|
|
- }
|
|
|
|
- Post_Encapsulated_PetriNet/PortPlace (post_ct_14, post_ct_13) {
|
|
|
|
|
|
+ Post_Encapsulated_PetriNet/Port post_ct_15 {
|
|
label = "15"
|
|
label = "15"
|
|
}
|
|
}
|
|
|
|
+ Post_Encapsulated_PetriNet/PortPlace (post_ct_15, post_ct_13) {
|
|
|
|
+ label = "14"
|
|
|
|
+ }
|
|
|
|
|
|
Post_Encapsulated_PetriNet/Transition post_ct_16 {
|
|
Post_Encapsulated_PetriNet/Transition post_ct_16 {
|
|
label = "16"
|
|
label = "16"
|