|
@@ -7,12 +7,12 @@ All_RAM Control2EPN {
|
|
|
{Contains} Success success {}
|
|
|
{Contains} ForAll copy_events {
|
|
|
LHS {
|
|
|
- Pre_Control_PW/Transition {
|
|
|
+ Pre_PW_Control/Transition {
|
|
|
label = "0"
|
|
|
}
|
|
|
}
|
|
|
RHS {
|
|
|
- Post_Control_PW/Transition ct1 {
|
|
|
+ Post_PW_Control/Transition ct1 {
|
|
|
label = "0"
|
|
|
}
|
|
|
Post_Encapsulated_PetriNet/Transition ct2 {
|
|
@@ -29,12 +29,12 @@ All_RAM Control2EPN {
|
|
|
}
|
|
|
{Contains} ForAll copy_states {
|
|
|
LHS {
|
|
|
- Pre_Control_PW/State {
|
|
|
+ Pre_PW_Control/State {
|
|
|
label = "0"
|
|
|
}
|
|
|
}
|
|
|
RHS {
|
|
|
- Post_Control_PW/State cp1 {
|
|
|
+ Post_PW_Control/State cp1 {
|
|
|
label = "0"
|
|
|
}
|
|
|
Post_Encapsulated_PetriNet/Place cp2 {
|
|
@@ -58,13 +58,13 @@ All_RAM Control2EPN {
|
|
|
}
|
|
|
{Contains} ForAll copy_P2T {
|
|
|
LHS {
|
|
|
- Pre_Control_PW/State cp2t_p{
|
|
|
+ Pre_PW_Control/State cp2t_p{
|
|
|
label = "0"
|
|
|
}
|
|
|
- Pre_Control_PW/Transition cp2t_t{
|
|
|
+ Pre_PW_Control/Transition cp2t_t{
|
|
|
label = "1"
|
|
|
}
|
|
|
- Pre_Control_PW/From (cp2t_p, cp2t_t){
|
|
|
+ Pre_PW_Control/From (cp2t_p, cp2t_t){
|
|
|
label = "2"
|
|
|
}
|
|
|
Pre_Encapsulated_PetriNet/Place cp2t_p2{
|
|
@@ -81,13 +81,13 @@ All_RAM Control2EPN {
|
|
|
}
|
|
|
}
|
|
|
RHS {
|
|
|
- Post_Control_PW/State rhs_cp2t_p{
|
|
|
+ Post_PW_Control/State rhs_cp2t_p{
|
|
|
label = "0"
|
|
|
}
|
|
|
- Post_Control_PW/Transition rhs_cp2t_t{
|
|
|
+ Post_PW_Control/Transition rhs_cp2t_t{
|
|
|
label = "1"
|
|
|
}
|
|
|
- Post_Control_PW/P2T rhs_cp2t_p2t (rhs_cp2t_p, rhs_cp2t_t){
|
|
|
+ Post_PW_Control/P2T rhs_cp2t_p2t (rhs_cp2t_p, rhs_cp2t_t){
|
|
|
label = "2"
|
|
|
}
|
|
|
Post_Encapsulated_PetriNet/Place rhs_cp2t_p2 {
|
|
@@ -109,13 +109,13 @@ All_RAM Control2EPN {
|
|
|
}
|
|
|
{Contains} ForAll copy_T2P {
|
|
|
LHS {
|
|
|
- Pre_Control_PW/State ct2p_p{
|
|
|
+ Pre_PW_Control/State ct2p_p{
|
|
|
label = "0"
|
|
|
}
|
|
|
- Pre_Control_PW/Transition ct2p_t{
|
|
|
+ Pre_PW_Control/Transition ct2p_t{
|
|
|
label = "1"
|
|
|
}
|
|
|
- Pre_Control_PW/T2P (ct2p_t, ct2p_p){
|
|
|
+ Pre_PW_Control/T2P (ct2p_t, ct2p_p){
|
|
|
label = "2"
|
|
|
}
|
|
|
Pre_Encapsulated_PetriNet/Place ct2p_p2{
|
|
@@ -132,13 +132,13 @@ All_RAM Control2EPN {
|
|
|
}
|
|
|
}
|
|
|
RHS {
|
|
|
- Post_Control_PW/Place rhs_ct2p_p{
|
|
|
+ Post_PW_Control/Place rhs_ct2p_p{
|
|
|
label = "0"
|
|
|
}
|
|
|
- Post_Control_PW/Transition rhs_ct2p_t{
|
|
|
+ Post_PW_Control/Transition rhs_ct2p_t{
|
|
|
label = "1"
|
|
|
}
|
|
|
- Post_Control_PW/T2P (rhs_ct2p_t, rhs_ct2p_p){
|
|
|
+ Post_PW_Control/T2P (rhs_ct2p_t, rhs_ct2p_p){
|
|
|
label = "2"
|
|
|
}
|
|
|
Post_Encapsulated_PetriNet/Place rhs_ct2p_p2 {
|